Commit 753bd6dd authored by Alim Akhtar's avatar Alim Akhtar Committed by Kukjin Kim
Browse files

ARM: dts: correct the dw-mshc timing properties as per binding 



As per the current exynos-dw-mshc bindings, dw-mshc-sdr-timing and
dw-mshc-ddr-timing properties are having only two cells, these properties
are wrongly set for exynos5250 based cros5250 and smdk5250 platfroms. This
patch corrects above timing propreties for above platfroms

Signed-off-by: default avatarAlim Akhtar <alim.akhtar@samsung.com>
Tested-by: default avatarDoug Anderson <dianders@chromium.org>
Acked-by: default avatarDoug Anderson <dianders@chromium.org>
Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent c0d6cfd3

arch/arm/boot/dts/cros5250-common.dtsi

+6 −6
Original line number Diff line number Diff line
@@ -96,8 +96,8 @@ 
		fifo-depth = <0x80>;

		card-detect-delay = <200>;

		samsung,dw-mshc-ciu-div = <3>;

		samsung,dw-mshc-sdr-timing = <2 3 3>;

		samsung,dw-mshc-ddr-timing = <1 2 3>;

		samsung,dw-mshc-sdr-timing = <2 3>;

		samsung,dw-mshc-ddr-timing = <1 2>;



		slot@0 {

			reg = <0>;
@@ -120,8 +120,8 @@ 
		fifo-depth = <0x80>;

		card-detect-delay = <200>;

		samsung,dw-mshc-ciu-div = <3>;

		samsung,dw-mshc-sdr-timing = <2 3 3>;

		samsung,dw-mshc-ddr-timing = <1 2 3>;

		samsung,dw-mshc-sdr-timing = <2 3>;

		samsung,dw-mshc-ddr-timing = <1 2>;



		slot@0 {

			reg = <0>;
@@ -141,8 +141,8 @@ 
		fifo-depth = <0x80>;

		card-detect-delay = <200>;

		samsung,dw-mshc-ciu-div = <3>;

		samsung,dw-mshc-sdr-timing = <2 3 3>;

		samsung,dw-mshc-ddr-timing = <1 2 3>;

		samsung,dw-mshc-sdr-timing = <2 3>;

		samsung,dw-mshc-ddr-timing = <1 2>;



		slot@0 {

			reg = <0>;

arch/arm/boot/dts/exynos5250-smdk5250.dts

+4 −4
Original line number Diff line number Diff line
@@ -115,8 +115,8 @@ 
		fifo-depth = <0x80>;

		card-detect-delay = <200>;

		samsung,dw-mshc-ciu-div = <3>;

		samsung,dw-mshc-sdr-timing = <2 3 3>;

		samsung,dw-mshc-ddr-timing = <1 2 3>;

		samsung,dw-mshc-sdr-timing = <2 3>;

		samsung,dw-mshc-ddr-timing = <1 2>;



		slot@0 {

			reg = <0>;
@@ -139,8 +139,8 @@ 
		fifo-depth = <0x80>;

		card-detect-delay = <200>;

		samsung,dw-mshc-ciu-div = <3>;

		samsung,dw-mshc-sdr-timing = <2 3 3>;

		samsung,dw-mshc-ddr-timing = <1 2 3>;

		samsung,dw-mshc-sdr-timing = <2 3>;

		samsung,dw-mshc-ddr-timing = <1 2>;



		slot@0 {

			reg = <0>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE