Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码，可以自行至设置中更改；如有其他问题，请发邮件至 service@cra.moe 寻求协助。

Commit 738f66d3 authored May 23, 2016 by Michael Turquette

clk: gxbb: add AmLogic GXBB clk controller driver



The gxbb clock controller is the primary clock generation unit for the
AmLogic GXBB SoC. It is clocked by a fixed 24MHz xtal, contains several
PLLs and the usual post-dividers, muxes, dividers and leaf gates that
are fed into various IP blocks in the SoC.

Tested-by: Kevin Hilman <khilman@baylibre.com>
Signed-off-by: Michael Turquette <mturquette@baylibre.com>

parent 2cc9e7ec

drivers/clk/meson/Kconfig

+7 −0

Original line number	Original line	Diff line number	Diff line
	@@ -10,3 +10,10 @@ config COMMON_CLK_MESON8B
	Support for the clock controller on AmLogic S805 devices, aka		Support for the clock controller on AmLogic S805 devices, aka
	meson8b. Say Y if you want peripherals and CPU frequency scaling to		meson8b. Say Y if you want peripherals and CPU frequency scaling to
	work.		work.

			config COMMON_CLK_GXBB
			bool
			depends on COMMON_CLK_AMLOGIC
			help
			Support for the clock controller on AmLogic S905 devices, aka gxbb.
			Say Y if you want peripherals and CPU frequency scaling to work.

drivers/clk/meson/Makefile

+1 −0

Original line number	Original line	Diff line number	Diff line
	@@ -4,3 +4,4 @@

	obj-$(CONFIG_COMMON_CLK_AMLOGIC) += clk-pll.o clk-cpu.o clk-mpll.o		obj-$(CONFIG_COMMON_CLK_AMLOGIC) += clk-pll.o clk-cpu.o clk-mpll.o
	obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b-clkc.o		obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b-clkc.o
			obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o

CRA Git | Maintained and supported by SUSTech CRA and CCSE