Commit 7279dc3e authored by Catalin Marinas's avatar Catalin Marinas Committed by Russell King
Browse files

[ARM] 5388/1: Add hwcap bits for VFPv3 and VFPv3D16 



The VFPv3D16 is a VFPv3 CPU configuration where only 16 double registers
are present, as the VFPv2 configuration. This patch adds the
corresponding hwcap bits so that applications or debuggers have more
information about the supported features.

Signed-off-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent 3d1228ea

arch/arm/include/asm/hwcap.h

+2 −0
Original line number Diff line number Diff line
@@ -17,6 +17,8 @@ 
#define HWCAP_CRUNCH	1024

#define HWCAP_THUMBEE	2048

#define HWCAP_NEON	4096

#define HWCAP_VFPv3	8192

#define HWCAP_VFPv3D16	16384



#if defined(__KERNEL__) && !defined(__ASSEMBLY__)

/*

arch/arm/kernel/setup.c

+2 −0
Original line number Diff line number Diff line
@@ -779,6 +779,8 @@ static const char *hwcap_str[] = { 
	"crunch",

	"thumbee",

	"neon",

	"vfpv3",

	"vfpv3d16",

	NULL

};

arch/arm/vfp/vfpmodule.c

+12 −0
Original line number Diff line number Diff line
@@ -476,6 +476,18 @@ static int __init vfp_init(void) 
		 * in place; report VFP support to userspace.

		 */

		elf_hwcap |= HWCAP_VFP;

#ifdef CONFIG_VFPv3

		if (VFP_arch >= 3) {

			elf_hwcap |= HWCAP_VFPv3;



			/*

			 * Check for VFPv3 D16. CPUs in this configuration

			 * only have 16 x 64bit registers.

			 */

			if (((fmrx(MVFR0) & MVFR0_A_SIMD_MASK)) == 1)

				elf_hwcap |= HWCAP_VFPv3D16;

		}

#endif

#ifdef CONFIG_NEON

		/*

		 * Check for the presence of the Advanced SIMD

CRA Git | Maintained and supported by SUSTech CRA and CCSE