Unverified Commit 72009960 authored by Icenowy Zheng's avatar Icenowy Zheng Committed by Maxime Ripard
Browse files

clk: sunxi-ng: v3s: add missing clock slices for MMC2 module clocks 



The MMC2 clock slices are currently not defined in V3s CCU driver, which
makes MMC2 not working.

Fix this issue.

Fixes: d0f11d14 ("clk: sunxi-ng: add support for V3s CCU")
Signed-off-by: default avatarIcenowy Zheng <icenowy@aosc.io>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
parent f9429c1f

drivers/clk/sunxi-ng/ccu-sun8i-v3s.c

+3 −0
Original line number Diff line number Diff line
@@ -513,6 +513,9 @@ static struct clk_hw_onecell_data sun8i_v3s_hw_clks = { 
		[CLK_MMC1]		= &mmc1_clk.common.hw,

		[CLK_MMC1_SAMPLE]	= &mmc1_sample_clk.common.hw,

		[CLK_MMC1_OUTPUT]	= &mmc1_output_clk.common.hw,

		[CLK_MMC2]		= &mmc2_clk.common.hw,

		[CLK_MMC2_SAMPLE]	= &mmc2_sample_clk.common.hw,

		[CLK_MMC2_OUTPUT]	= &mmc2_output_clk.common.hw,

		[CLK_CE]		= &ce_clk.common.hw,

		[CLK_SPI0]		= &spi0_clk.common.hw,

		[CLK_USB_PHY0]		= &usb_phy0_clk.common.hw,

CRA Git | Maintained and supported by SUSTech CRA and CCSE