Commit 71db6023 authored by Andre Przywara's avatar Andre Przywara Committed by Avi Kivity
Browse files

KVM: Move performance counter MSR access interception to generic x86 path 



The performance counter MSRs are different for AMD and Intel CPUs and they
are chosen mainly by the CPUID vendor string. This patch catches writes to
all addresses (regardless of VMX/SVM path) and handles them in the generic
MSR handler routine. Writing a 0 into the event select register is something
we perfectly emulate ;-), so don't print out a warning to dmesg in this
case.
This fixes booting a 64bit Windows guest with an AMD CPUID on an Intel host.

Signed-off-by: default avatarAndre Przywara <andre.przywara@amd.com>
Signed-off-by: default avatarAvi Kivity <avi@redhat.com>
parent 2920d728

arch/x86/kvm/svm.c

+0 −16
Original line number Diff line number Diff line
@@ -2142,22 +2142,6 @@ static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data) 
		else

			svm_disable_lbrv(svm);

		break;

	case MSR_K7_EVNTSEL0:

	case MSR_K7_EVNTSEL1:

	case MSR_K7_EVNTSEL2:

	case MSR_K7_EVNTSEL3:

	case MSR_K7_PERFCTR0:

	case MSR_K7_PERFCTR1:

	case MSR_K7_PERFCTR2:

	case MSR_K7_PERFCTR3:

		/*

		 * Just discard all writes to the performance counters; this

		 * should keep both older linux and windows 64-bit guests

		 * happy

		 */

		pr_unimpl(vcpu, "unimplemented perfctr wrmsr: 0x%x data 0x%llx\n", ecx, data);



		break;

	case MSR_VM_HSAVE_PA:

		svm->hsave_msr = data;

		break;

arch/x86/kvm/vmx.c

+0 −12
Original line number Diff line number Diff line
@@ -1024,18 +1024,6 @@ static int vmx_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data) 
	case MSR_IA32_TSC:

		rdtscll(host_tsc);

		guest_write_tsc(data, host_tsc);

		break;

	case MSR_P6_PERFCTR0:

	case MSR_P6_PERFCTR1:

	case MSR_P6_EVNTSEL0:

	case MSR_P6_EVNTSEL1:

		/*

		 * Just discard all writes to the performance counters; this

		 * should keep both older linux and windows 64-bit guests

		 * happy

		 */

		pr_unimpl(vcpu, "unimplemented perfctr wrmsr: 0x%x data 0x%llx\n", msr_index, data);



		break;

	case MSR_IA32_CR_PAT:

		if (vmcs_config.vmentry_ctrl & VM_ENTRY_LOAD_IA32_PAT) {

arch/x86/kvm/x86.c

+30 −0
Original line number Diff line number Diff line
@@ -886,6 +886,36 @@ int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data) 
	case MSR_IA32_MCG_STATUS:

	case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:

		return set_msr_mce(vcpu, msr, data);



	/* Performance counters are not protected by a CPUID bit,

	 * so we should check all of them in the generic path for the sake of

	 * cross vendor migration.

	 * Writing a zero into the event select MSRs disables them,

	 * which we perfectly emulate ;-). Any other value should be at least

	 * reported, some guests depend on them.

	 */

	case MSR_P6_EVNTSEL0:

	case MSR_P6_EVNTSEL1:

	case MSR_K7_EVNTSEL0:

	case MSR_K7_EVNTSEL1:

	case MSR_K7_EVNTSEL2:

	case MSR_K7_EVNTSEL3:

		if (data != 0)

			pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "

				"0x%x data 0x%llx\n", msr, data);

		break;

	/* at least RHEL 4 unconditionally writes to the perfctr registers,

	 * so we ignore writes to make it happy.

	 */

	case MSR_P6_PERFCTR0:

	case MSR_P6_PERFCTR1:

	case MSR_K7_PERFCTR0:

	case MSR_K7_PERFCTR1:

	case MSR_K7_PERFCTR2:

	case MSR_K7_PERFCTR3:

		pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "

			"0x%x data 0x%llx\n", msr, data);

		break;

	default:

		pr_unimpl(vcpu, "unhandled wrmsr: 0x%x data %llx\n", msr, data);

		return 1;

CRA Git | Maintained and supported by SUSTech CRA and CCSE