Commit 717d84d6 authored by Arun Siluvery's avatar Arun Siluvery Committed by Daniel Vetter
Browse files

drm/i915/gen8: Move WaDisableAsyncFlipPerfMode to common init fn 



Signed-off-by: default avatarArun Siluvery <arun.siluvery@linux.intel.com>
Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 68c6198b

drivers/gpu/drm/i915/intel_ringbuffer.c

+3 −6
Original line number Diff line number Diff line
@@ -807,6 +807,9 @@ static int gen8_init_workarounds(struct intel_engine_cs *ring) 


	WA_SET_BIT_MASKED(INSTPM, INSTPM_FORCE_ORDERING);



	/* WaDisableAsyncFlipPerfMode:bdw,chv */

	WA_SET_BIT_MASKED(MI_MODE, ASYNC_FLIP_PERF_DISABLE);



	return 0;

}
@@ -820,9 +823,6 @@ static int bdw_init_workarounds(struct intel_engine_cs *ring) 
	if (ret)

		return ret;



	/* WaDisableAsyncFlipPerfMode:bdw */

	WA_SET_BIT_MASKED(MI_MODE, ASYNC_FLIP_PERF_DISABLE);



	/* WaDisablePartialInstShootdown:bdw */

	/* WaDisableThreadStallDopClockGating:bdw (pre-production) */

	WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN,
@@ -889,9 +889,6 @@ static int chv_init_workarounds(struct intel_engine_cs *ring) 
	if (ret)

		return ret;



	/* WaDisableAsyncFlipPerfMode:chv */

	WA_SET_BIT_MASKED(MI_MODE, ASYNC_FLIP_PERF_DISABLE);



	/* WaDisablePartialInstShootdown:chv */

	/* WaDisableThreadStallDopClockGating:chv */

	WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN,

CRA Git | Maintained and supported by SUSTech CRA and CCSE