Commit 709a16be authored by Heiner Kallweit's avatar Heiner Kallweit Committed by David S. Miller
Browse files

r8169: fix RTL8168f/RTL8411 EPHY config 



Mistakenly bit 2 was set instead of bit 3 as in the vendor driver.

Fixes: a7a92cf8 ("r8169: sync PCIe PHY init with vendor driver 8.047.01")
Signed-off-by: default avatarHeiner Kallweit <hkallweit1@gmail.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 307eea32

drivers/net/ethernet/realtek/r8169_main.c

+2 −2
Original line number Diff line number Diff line
@@ -2904,7 +2904,7 @@ static void rtl_hw_start_8168f_1(struct rtl8169_private *tp) 
		{ 0x08, 0x0001,	0x0002 },

		{ 0x09, 0x0000,	0x0080 },

		{ 0x19, 0x0000,	0x0224 },

		{ 0x00, 0x0000,	0x0004 },

		{ 0x00, 0x0000,	0x0008 },

		{ 0x0c, 0x3df0,	0x0200 },

	};
@@ -2921,7 +2921,7 @@ static void rtl_hw_start_8411(struct rtl8169_private *tp) 
		{ 0x06, 0x00c0,	0x0020 },

		{ 0x0f, 0xffff,	0x5200 },

		{ 0x19, 0x0000,	0x0224 },

		{ 0x00, 0x0000,	0x0004 },

		{ 0x00, 0x0000,	0x0008 },

		{ 0x0c, 0x3df0,	0x0200 },

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE