Commit 7054c14f authored by Benoit Parrot's avatar Benoit Parrot Committed by Tero Kristo
Browse files

clk: ti: dra7: add cam clkctrl data 



Add clkctrl data for CAM domain.

Signed-off-by: default avatarBenoit Parrot <bparrot@ti.com>
Acked-by: default avatarTony Lindgren <tony@atomide.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Acked-by: default avatarStephen Boyd <sboyd@kernel.org>
Signed-off-by: default avatarTero Kristo <t-kristo@ti.com>
parent 8e28918a

drivers/clk/ti/clk-7xx.c

+19 −0
Original line number Diff line number Diff line
@@ -146,6 +146,24 @@ static const struct omap_clkctrl_reg_data dra7_rtc_clkctrl_regs[] __initconst = 
	{ 0 },

};



static const char * const dra7_cam_gfclk_mux_parents[] __initconst = {

	"l3_iclk_div",

	"core_iss_main_clk",

	NULL,

};



static const struct omap_clkctrl_bit_data dra7_cam_bit_data[] __initconst = {

	{ 24, TI_CLK_MUX, dra7_cam_gfclk_mux_parents, NULL },

	{ 0 },

};



static const struct omap_clkctrl_reg_data dra7_cam_clkctrl_regs[] __initconst = {

	{ DRA7_CAM_VIP1_CLKCTRL, dra7_cam_bit_data, CLKF_HW_SUP, "l3_iclk_div" },

	{ DRA7_CAM_VIP2_CLKCTRL, dra7_cam_bit_data, CLKF_HW_SUP, "l3_iclk_div" },

	{ DRA7_CAM_VIP3_CLKCTRL, dra7_cam_bit_data, CLKF_HW_SUP, "l3_iclk_div" },

	{ 0 },

};



static const struct omap_clkctrl_reg_data dra7_coreaon_clkctrl_regs[] __initconst = {

	{ DRA7_COREAON_SMARTREFLEX_MPU_CLKCTRL, NULL, CLKF_SW_SUP, "wkupaon_iclk_mux" },

	{ DRA7_COREAON_SMARTREFLEX_CORE_CLKCTRL, NULL, CLKF_SW_SUP, "wkupaon_iclk_mux" },
@@ -777,6 +795,7 @@ const struct omap_clkctrl_data dra7_clkctrl_data[] __initconst = { 
	{ 0x4a008c00, dra7_atl_clkctrl_regs },

	{ 0x4a008d20, dra7_l4cfg_clkctrl_regs },

	{ 0x4a008e20, dra7_l3instr_clkctrl_regs },

	{ 0x4a009020, dra7_cam_clkctrl_regs },

	{ 0x4a009120, dra7_dss_clkctrl_regs },

	{ 0x4a009320, dra7_l3init_clkctrl_regs },

	{ 0x4a0093b0, dra7_pcie_clkctrl_regs },

include/dt-bindings/clock/dra7.h

+10 −0
Original line number Diff line number Diff line
@@ -29,6 +29,11 @@ 
#define DRA7_RTC_CLKCTRL_INDEX(offset)	((offset) - DRA7_RTC_CLKCTRL_OFFSET)

#define DRA7_RTCSS_CLKCTRL	DRA7_RTC_CLKCTRL_INDEX(0x44)



/* vip clocks */

#define DRA7_VIP1_CLKCTRL	DRA7_CLKCTRL_INDEX(0x20)

#define DRA7_VIP2_CLKCTRL	DRA7_CLKCTRL_INDEX(0x28)

#define DRA7_VIP3_CLKCTRL	DRA7_CLKCTRL_INDEX(0x30)



/* coreaon clocks */

#define DRA7_SMARTREFLEX_MPU_CLKCTRL	DRA7_CLKCTRL_INDEX(0x28)

#define DRA7_SMARTREFLEX_CORE_CLKCTRL	DRA7_CLKCTRL_INDEX(0x38)
@@ -192,6 +197,11 @@ 
/* rtc clocks */

#define DRA7_RTC_RTCSS_CLKCTRL	DRA7_CLKCTRL_INDEX(0x44)



/* vip clocks */

#define DRA7_CAM_VIP1_CLKCTRL	DRA7_CLKCTRL_INDEX(0x20)

#define DRA7_CAM_VIP2_CLKCTRL	DRA7_CLKCTRL_INDEX(0x28)

#define DRA7_CAM_VIP3_CLKCTRL	DRA7_CLKCTRL_INDEX(0x30)



/* coreaon clocks */

#define DRA7_COREAON_SMARTREFLEX_MPU_CLKCTRL	DRA7_CLKCTRL_INDEX(0x28)

#define DRA7_COREAON_SMARTREFLEX_CORE_CLKCTRL	DRA7_CLKCTRL_INDEX(0x38)

CRA Git | Maintained and supported by SUSTech CRA and CCSE