Commit 6eed6cc1 authored by James Zhu's avatar James Zhu Committed by Alex Deucher
Browse files

drm/amdgpu: Add mmCOMPUTE_STATIC_THREAD_MGMT_SE4-7 to support Arcturus 



Arcturus has 8 SEs. Add mmCOMPUTE_STATIC_THREAD_MGMT_SE4-7
for EDC GPR _workarounds,

Signed-off-by: default avatarJames Zhu <James.Zhu@amd.com>
Reviewed-by: default avatarYong Zhao <Yong.Zhao@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 1e2c6d55

drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h

+8 −0
Original line number Diff line number Diff line
@@ -2224,6 +2224,14 @@ 
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX                                                      0

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3                                                               0x0e1a

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX                                                      0

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE4                                                               0x0e25

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE4_BASE_IDX                                                      0

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE5                                                               0x0e26

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE5_BASE_IDX                                                      0

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE6                                                               0x0e27

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE6_BASE_IDX                                                      0

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE7                                                               0x0e28

#define mmCOMPUTE_STATIC_THREAD_MGMT_SE7_BASE_IDX                                                      0

#define mmCOMPUTE_RESTART_X                                                                            0x0e1b

#define mmCOMPUTE_RESTART_X_BASE_IDX                                                                   0

#define mmCOMPUTE_RESTART_Y                                                                            0x0e1c

CRA Git | Maintained and supported by SUSTech CRA and CCSE