Commit 6dd2ed73 authored by Frieder Schrempf's avatar Frieder Schrempf Committed by Shawn Guo
Browse files

ARM: dts: Add support for two more Kontron SoMs N6311 and N6411 



The N6311 and the N6411 SoM are similar to the Kontron N6310 SoM.
They are pin-compatible, but feature a larger RAM and NAND flash
(512MiB instead of 256MiB). Further, the N6411 has an i.MX6ULL SoC,
instead of an i.MX6UL.

Signed-off-by: default avatarFrieder Schrempf <frieder.schrempf@kontron.de>
Reviewed-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent b419b89b

arch/arm/boot/dts/imx6ul-kontron-n6311-som.dtsi

0 → 100644
+40 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2017 exceet electronics GmbH

 * Copyright (C) 2018 Kontron Electronics GmbH

 */



#include "imx6ul.dtsi"

#include "imx6ul-kontron-n6x1x-som-common.dtsi"



/ {

	model = "Kontron N6311 SOM";

	compatible = "kontron,imx6ul-n6311-som", "fsl,imx6ul";



	memory@80000000 {

		reg = <0x80000000 0x20000000>;

		device_type = "memory";

	};

};



&qspi {

	spi-flash@0 {

		#address-cells = <1>;

		#size-cells = <1>;

		compatible = "spi-nand";

		spi-max-frequency = <104000000>;

		spi-tx-bus-width = <4>;

		spi-rx-bus-width = <4>;

		reg = <0>;



		partition@0 {

			label = "ubi1";

			reg = <0x00000000 0x08000000>;

		};



		partition@8000000 {

			label = "ubi2";

			reg = <0x08000000 0x18000000>;

		};

	};

};

arch/arm/boot/dts/imx6ull-kontron-n6411-som.dtsi

0 → 100644
+40 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2017 exceet electronics GmbH

 * Copyright (C) 2018 Kontron Electronics GmbH

 */



#include "imx6ull.dtsi"

#include "imx6ul-kontron-n6x1x-som-common.dtsi"



/ {

	model = "Kontron N6411 SOM";

	compatible = "kontron,imx6ull-n6311-som", "fsl,imx6ull";



	memory@80000000 {

		reg = <0x80000000 0x20000000>;

		device_type = "memory";

	};

};



&qspi {

	spi-flash@0 {

		#address-cells = <1>;

		#size-cells = <1>;

		compatible = "spi-nand";

		spi-max-frequency = <104000000>;

		spi-tx-bus-width = <4>;

		spi-rx-bus-width = <4>;

		reg = <0>;



		partition@0 {

			label = "ubi1";

			reg = <0x00000000 0x08000000>;

		};



		partition@8000000 {

			label = "ubi2";

			reg = <0x08000000 0x18000000>;

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE