Commit 6d0a067f authored by Marcel Ziswiler's avatar Marcel Ziswiler Committed by Thierry Reding
Browse files

ARM: tegra: initial support for apalis t30 



This patch adds the device tree to support Toradex Apalis T30, a
computer on module which can be used on different carrier boards.

The module consists of a Tegra 3 SoC, two PMICs, 1 or 2 GB of DDR3L
RAM, eMMC, an LM95245 temperature sensor chip, an i210 resp. i211
gigabit Ethernet controller, an STMPE811 ADC/touch controller as well
as two MCP2515 CAN controllers. Furthermore, there is an SGTL5000 audio
codec which is not yet supported. Anything that is not self contained
on the module is disabled by default.

The device tree for the Evaluation Board includes the modules device
tree and enables the supported peripherals of the carrier board (the
Evaluation Board supports almost all of them).

While at it also add the device tree binding documentation for Apalis
T30.

Signed-off-by: default avatarMarcel Ziswiler <marcel@ziswiler.com>
[swarren: fixed some node sort orders]
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent 33f34f0c

Documentation/devicetree/bindings/arm/tegra.txt

+2 −0
Original line number Diff line number Diff line
@@ -30,6 +30,8 @@ board-specific compatible values: 
  nvidia,seaboard

  nvidia,ventana

  nvidia,whistler

  toradex,apalis_t30

  toradex,apalis_t30-eval

  toradex,colibri_t20-512

  toradex,iris

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -390,6 +390,7 @@ dtb-$(CONFIG_ARCH_TEGRA) += tegra20-harmony.dtb \ 
	tegra20-trimslice.dtb \

	tegra20-ventana.dtb \

	tegra20-whistler.dtb \

	tegra30-apalis-eval.dtb \

	tegra30-beaver.dtb \

	tegra30-cardhu-a02.dtb \

	tegra30-cardhu-a04.dtb \

arch/arm/boot/dts/tegra30-apalis-eval.dts

0 → 100644
+260 −0
Original line number Diff line number Diff line 
/dts-v1/;



#include <dt-bindings/input/input.h>

#include "tegra30-apalis.dtsi"



/ {

	model = "Toradex Apalis T30 on Apalis Evaluation Board";

	compatible = "toradex,apalis_t30-eval", "nvidia,tegra30";



	aliases {

		rtc0 = "/i2c@7000c000/rtc@68";

		rtc1 = "/i2c@7000d000/tps65911@2d";

		rtc2 = "/rtc@7000e000";

	};



	pcie-controller@00003000 {

		status = "okay";



		pci@1,0 {

			status = "okay";

		};



		pci@2,0 {

			status = "okay";

		};



		pci@3,0 {

			status = "okay";

		};

	};



	host1x@50000000 {

		dc@54200000 {

			rgb {

				status = "okay";

				nvidia,panel = <&panel>;

			};

		};

		hdmi@54280000 {

			status = "okay";

		};

	};



	serial@70006000 {

		status = "okay";

	};



	serial@70006040 {

		compatible = "nvidia,tegra30-hsuart";

		status = "okay";

	};



	serial@70006200 {

		compatible = "nvidia,tegra30-hsuart";

		status = "okay";

	};



	serial@70006300 {

		compatible = "nvidia,tegra30-hsuart";

		status = "okay";

	};



	pwm@7000a000 {

		status = "okay";

	};



	/*

	 * GEN1_I2C: I2C1_SDA/SCL on MXM3 pin 209/211 (e.g. RTC on carrier

	 * board)

	 */

	i2c@7000c000 {

		status = "okay";

		clock-frequency = <100000>;



		pcie-switch@58 {

			compatible = "plx,pex8605";

			reg = <0x58>;

		};



		/* M41T0M6 real time clock on carrier board */

		rtc@68 {

			compatible = "st,m41t00";

			reg = <0x68>;

		};

	};



	/* GEN2_I2C: unused */



	/*

	 * CAM_I2C: I2C3_SDA/SCL on MXM3 pin 201/203 (e.g. camera sensor on

	 * carrier board)

	 */

	cami2c: i2c@7000c500 {

		status = "okay";

		clock-frequency = <400000>;

	};



	/* DDC: I2C2_SDA/SCL on MXM3 pin 205/207 (e.g. display EDID) */

	hdmiddc: i2c@7000c700 {

		status = "okay";

	};



	/* SPI1: Apalis SPI1 */

	spi@7000d400 {

		status = "okay";

		spi-max-frequency = <25000000>;

		spidev0: spidev@1 {

			compatible = "spidev";

			reg = <1>;

			spi-max-frequency = <25000000>;

		};

	};



	/* SPI5: Apalis SPI2 */

	spi@7000dc00 {

		status = "okay";

		spi-max-frequency = <25000000>;

		spidev1: spidev@2 {

			compatible = "spidev";

			reg = <2>;

			spi-max-frequency = <25000000>;

		};

	};



	sd1: sdhci@78000000 {

		status = "okay";

		bus-width = <4>;

		/* SD1_CD# */

		cd-gpios = <&gpio TEGRA_GPIO(CC, 5) GPIO_ACTIVE_LOW>;

		no-1-8-v;

	};



	mmc1: sdhci@78000400 {

		status = "okay";

		bus-width = <8>;

		/* MMC1_CD# */

		cd-gpios = <&gpio TEGRA_GPIO(V, 3) GPIO_ACTIVE_LOW>;

		no-1-8-v;

	};



	/* EHCI instance 0: USB1_DP/N -> USBO1_DP/N */

	usb@7d000000 {

		status = "okay";

	};



	usb-phy@7d000000 {

		status = "okay";

		vbus-supply = <&usbo1_vbus_reg>;

	};



	/* EHCI instance 1: USB2_DP/N -> USBH2_DP/N */

	usb@7d004000 {

		status = "okay";

	};



	usb-phy@7d004000 {

		status = "okay";

		vbus-supply = <&usbh_vbus_reg>;

	};



	/* EHCI instance 2: USB3_DP/N -> USBH3_DP/N */

	usb@7d008000 {

		status = "okay";

	};



	usb-phy@7d008000 {

		status = "okay";

		vbus-supply = <&usbh_vbus_reg>;

	};



	backlight: backlight {

		compatible = "pwm-backlight";



		/* PWM0 */

		pwms = <&pwm 0 5000000>;

		brightness-levels = <255 231 223 207 191 159 127 0>;

		default-brightness-level = <6>;

		/* BKL1_ON */

		enable-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;

	};



	gpio-keys {

		compatible = "gpio-keys";



		power {

			label = "Power";

			gpios = <&gpio TEGRA_GPIO(V, 1) GPIO_ACTIVE_LOW>;

			linux,code = <KEY_POWER>;

			debounce-interval = <10>;

			gpio-key,wakeup;

		};

	};



	panel: panel {

		/*

		 * edt,et057090dhu: EDT 5.7" LCD TFT

		 * edt,et070080dh6: EDT 7.0" LCD TFT

		 */

		compatible = "edt,et057090dhu", "simple-panel";



		backlight = <&backlight>;

	};



	pwmleds {

		compatible = "pwm-leds";



		pwm1 {

			label = "PWM1";

			pwms = <&pwm 3 19600>;

			max-brightness = <255>;

		};



		pwm2 {

			label = "PWM2";

			pwms = <&pwm 2 19600>;

			max-brightness = <255>;

		};



		pwm3 {

			label = "PWM3";

			pwms = <&pwm 1 19600>;

			max-brightness = <255>;

		};

	};



	regulators {

		sys_5v0_reg: regulator@1 {

			compatible = "regulator-fixed";

			reg = <1>;

			regulator-name = "5v0";

			regulator-min-microvolt = <5000000>;

			regulator-max-microvolt = <5000000>;

			regulator-always-on;

		};



		/* USBO1_EN */

		usbo1_vbus_reg: regulator@2 {

			compatible = "regulator-fixed";

			reg = <2>;

			regulator-name = "usbo1_vbus";

			regulator-min-microvolt = <5000000>;

			regulator-max-microvolt = <5000000>;

			gpio = <&gpio TEGRA_GPIO(T, 5) GPIO_ACTIVE_HIGH>;

			enable-active-high;

			vin-supply = <&sys_5v0_reg>;

		};



		/* USBH_EN */

		usbh_vbus_reg: regulator@3 {

			compatible = "regulator-fixed";

			reg = <3>;

			regulator-name = "usbh_vbus";

			regulator-min-microvolt = <5000000>;

			regulator-max-microvolt = <5000000>;

			gpio = <&gpio TEGRA_GPIO(DD, 1) GPIO_ACTIVE_HIGH>;

			enable-active-high;

			vin-supply = <&sys_5v0_reg>;

		};

	};

};

arch/arm/boot/dts/tegra30-apalis.dtsi

0 → 100644
+673 −0
Original line number Diff line number Diff line 
#include "tegra30.dtsi"



/*

 * Toradex Apalis T30 Device Tree

 * Compatible for Revisions 1GB: V1.0A; 2GB: V1.0B, V1.0C

 */

/ {

	model = "Toradex Apalis T30";

	compatible = "toradex,apalis_t30", "nvidia,tegra30";



	pcie-controller@00003000 {

		pex-clk-supply = <&sys_3v3_reg>;

		vdd-supply = <&vdd2_reg>;

		avdd-supply = <&ldo6_reg>;



		pci@1,0 {

			nvidia,num-lanes = <4>;

		};



		pci@2,0 {

			nvidia,num-lanes = <1>;

		};



		pci@3,0 {

			nvidia,num-lanes = <1>;

		};

	};



	host1x@50000000 {

		hdmi@54280000 {

			vdd-supply = <&sys_3v3_reg>;

			pll-supply = <&vio_reg>;



			nvidia,hpd-gpio =

				<&gpio TEGRA_GPIO(N, 7) GPIO_ACTIVE_HIGH>;

			nvidia,ddc-i2c-bus = <&hdmiddc>;

		};

	};



	pinmux@70000868 {

		pinctrl-names = "default";

		pinctrl-0 = <&state_default>;



		state_default: pinmux {

			/* Apalis BKL1_ON */

			pv2 {

				nvidia,pins = "pv2";

				nvidia,function = "rsvd4";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis BKL1_PWM */

			uart3_rts_n_pc0 {

				nvidia,pins =	"uart3_rts_n_pc0";

				nvidia,function = "pwm0";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			/* BKL1_PWM_EN#, disable TPS65911 PMIC PWM backlight */

			uart3_cts_n_pa1 {

				nvidia,pins =	"uart3_cts_n_pa1";

				nvidia,function = "rsvd1";

				nvidia,pull = <TEGRA_PIN_PULL_UP>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis CAN1 on SPI6 */

			spi2_cs0_n_px3 {

				nvidia,pins =   "spi2_cs0_n_px3",

						"spi2_miso_px1",

						"spi2_mosi_px0",

						"spi2_sck_px2";

				nvidia,function = "spi6";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			/* CAN_INT1 */

			spi2_cs1_n_pw2 {

				nvidia,pins = "spi2_cs1_n_pw2";

				nvidia,function = "spi3";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};



			/* Apalis CAN2 on SPI4 */

			gmi_a16_pj7 {

				nvidia,pins =   "gmi_a16_pj7",

						"gmi_a17_pb0",

						"gmi_a18_pb1",

						"gmi_a19_pk7";

				nvidia,function = "spi4";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			/* CAN_INT2 */

			spi2_cs2_n_pw3 {

				nvidia,pins = "spi2_cs2_n_pw3";

				nvidia,function = "spi3";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};



			/* Apalis I2C3 */

			cam_i2c_scl_pbb1 {

				nvidia,pins = "cam_i2c_scl_pbb1",

					      "cam_i2c_sda_pbb2";

				nvidia,function = "i2c3";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

				nvidia,lock = <TEGRA_PIN_DISABLE>;

				nvidia,open-drain = <TEGRA_PIN_ENABLE>;

			};



			/* Apalis MMC1 */

			sdmmc3_clk_pa6 {

				nvidia,pins =	"sdmmc3_clk_pa6",

						"sdmmc3_cmd_pa7";

				nvidia,function = "sdmmc3";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			sdmmc3_dat0_pb7 {

				nvidia,pins =	"sdmmc3_dat0_pb7",

						"sdmmc3_dat1_pb6",

						"sdmmc3_dat2_pb5",

						"sdmmc3_dat3_pb4",

						"sdmmc3_dat4_pd1",

						"sdmmc3_dat5_pd0",

						"sdmmc3_dat6_pd3",

						"sdmmc3_dat7_pd4";

				nvidia,function = "sdmmc3";

				nvidia,pull = <TEGRA_PIN_PULL_UP>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			/* Apalis MMC1_CD# */

			pv3 {

				nvidia,pins = "pv3";

				nvidia,function = "rsvd2";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};



			/* Apalis PWM1 */

			gpio_pu6 {

				nvidia,pins =	"gpio_pu6";

				nvidia,function = "pwm3";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis PWM2 */

			gpio_pu5 {

				nvidia,pins =	"gpio_pu5";

				nvidia,function = "pwm2";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis PWM3 */

			gpio_pu4 {

				nvidia,pins =	"gpio_pu4";

				nvidia,function = "pwm1";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis PWM4 */

			gpio_pu3 {

				nvidia,pins =	"gpio_pu3";

				nvidia,function = "pwm0";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis RESET_MOCI# */

			gmi_rst_n_pi4 {

				nvidia,pins = "gmi_rst_n_pi4";

				nvidia,function = "gmi";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis SD1 */

			sdmmc1_clk_pz0 {

				nvidia,pins = "sdmmc1_clk_pz0";

				nvidia,function = "sdmmc1";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			sdmmc1_cmd_pz1 {

				nvidia,pins =	"sdmmc1_cmd_pz1",

						"sdmmc1_dat0_py7",

						"sdmmc1_dat1_py6",

						"sdmmc1_dat2_py5",

						"sdmmc1_dat3_py4";

				nvidia,function = "sdmmc1";

				nvidia,pull = <TEGRA_PIN_PULL_UP>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			/* Apalis SD1_CD# */

			clk2_req_pcc5 {

				nvidia,pins = "clk2_req_pcc5";

				nvidia,function = "rsvd2";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};



			/* Apalis SPI1 */

			spi1_sck_px5 {

				nvidia,pins =   "spi1_sck_px5",

						"spi1_mosi_px4",

						"spi1_miso_px7",

						"spi1_cs0_n_px6";

				nvidia,function = "spi1";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis SPI2 */

			lcd_sck_pz4 {

				nvidia,pins =   "lcd_sck_pz4",

						"lcd_sdout_pn5",

						"lcd_sdin_pz2",

						"lcd_cs0_n_pn4";

				nvidia,function = "spi5";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis UART1 */

			ulpi_data0 {

				nvidia,pins =   "ulpi_data0_po1",

						"ulpi_data1_po2",

						"ulpi_data2_po3",

						"ulpi_data3_po4",

						"ulpi_data4_po5",

						"ulpi_data5_po6",

						"ulpi_data6_po7",

						"ulpi_data7_po0";

				nvidia,function = "uarta";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis UART2 */

			ulpi_clk_py0 {

				nvidia,pins =   "ulpi_clk_py0",

						"ulpi_dir_py1",

						"ulpi_nxt_py2",

						"ulpi_stp_py3";

				nvidia,function = "uartd";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis UART3 */

			uart2_rxd_pc3 {

				nvidia,pins =   "uart2_rxd_pc3",

						"uart2_txd_pc2";

				nvidia,function = "uartb";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis UART4 */

			uart3_rxd_pw7 {

				nvidia,pins =   "uart3_rxd_pw7",

						"uart3_txd_pw6";

				nvidia,function = "uartc";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis USBO1_EN */

			gen2_i2c_scl_pt5 {

				nvidia,pins = "gen2_i2c_scl_pt5";

				nvidia,function = "rsvd4";

				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* Apalis USBO1_OC# */

			gen2_i2c_sda_pt6 {

				nvidia,pins = "gen2_i2c_sda_pt6";

				nvidia,function = "rsvd4";

				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};



			/* Apalis WAKE1_MICO */

			pv1 {

				nvidia,pins = "pv1";

				nvidia,function = "rsvd1";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};



			/* eMMC (On-module) */

			sdmmc4_clk_pcc4 {

				nvidia,pins =	"sdmmc4_clk_pcc4",

						"sdmmc4_rst_n_pcc3";

				nvidia,function = "sdmmc4";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};

			sdmmc4_dat0_paa0 {

				nvidia,pins =	"sdmmc4_dat0_paa0",

						"sdmmc4_dat1_paa1",

						"sdmmc4_dat2_paa2",

						"sdmmc4_dat3_paa3",

						"sdmmc4_dat4_paa4",

						"sdmmc4_dat5_paa5",

						"sdmmc4_dat6_paa6",

						"sdmmc4_dat7_paa7";

				nvidia,function = "sdmmc4";

				nvidia,pull = <TEGRA_PIN_PULL_UP>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

			};



			/* LVDS Transceiver Configuration */

			pbb0 {

				nvidia,pins =	"pbb0",

						"pbb7",

						"pcc1",

						"pcc2";

				nvidia,function = "rsvd2";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

				nvidia,lock = <TEGRA_PIN_DISABLE>;

			};

			pbb3 {

				nvidia,pins =	"pbb3",

						"pbb4",

						"pbb5",

						"pbb6";

				nvidia,function = "displayb";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

				nvidia,lock = <TEGRA_PIN_DISABLE>;

			};



			/* Power I2C (On-module) */

			pwr_i2c_scl_pz6 {

				nvidia,pins = "pwr_i2c_scl_pz6",

					      "pwr_i2c_sda_pz7";

				nvidia,function = "i2cpwr";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

				nvidia,lock = <TEGRA_PIN_DISABLE>;

				nvidia,open-drain = <TEGRA_PIN_ENABLE>;

			};



			/*

			 * THERMD_ALERT#, unlatched I2C address pin of LM95245

			 * temperature sensor therefore requires disabling for

			 * now

			 */

			lcd_dc1_pd2 {

				nvidia,pins = "lcd_dc1_pd2";

				nvidia,function = "rsvd3";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};



			/* TOUCH_PEN_INT# */

			pv0 {

				nvidia,pins = "pv0";

				nvidia,function = "rsvd1";

				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

				nvidia,tristate = <TEGRA_PIN_DISABLE>;

				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

			};

		};

	};



	hdmiddc: i2c@7000c700 {

		clock-frequency = <100000>;

	};



	/*

	 * PWR_I2C: power I2C to audio codec, PMIC, temperature sensor and

	 * touch screen controller

	 */

	i2c@7000d000 {

		status = "okay";

		clock-frequency = <100000>;



		pmic: tps65911@2d {

			compatible = "ti,tps65911";

			reg = <0x2d>;



			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;

			#interrupt-cells = <2>;

			interrupt-controller;



			ti,system-power-controller;



			#gpio-cells = <2>;

			gpio-controller;



			vcc1-supply = <&sys_3v3_reg>;

			vcc2-supply = <&sys_3v3_reg>;

			vcc3-supply = <&vio_reg>;

			vcc4-supply = <&sys_3v3_reg>;

			vcc5-supply = <&sys_3v3_reg>;

			vcc6-supply = <&vio_reg>;

			vcc7-supply = <&sys_5v0_reg>;

			vccio-supply = <&sys_3v3_reg>;



			regulators {

				/* SW1: +V1.35_VDDIO_DDR */

				vdd1_reg: vdd1 {

					regulator-name = "vddio_ddr_1v35";

					regulator-min-microvolt = <1350000>;

					regulator-max-microvolt = <1350000>;

					regulator-always-on;

				};



				/* SW2: +V1.05 */

				vdd2_reg: vdd2 {

					regulator-name =

						"vdd_pexa,vdd_pexb,vdd_sata";

					regulator-min-microvolt = <1050000>;

					regulator-max-microvolt = <1050000>;

				};



				/* SW CTRL: +V1.0_VDD_CPU */

				vddctrl_reg: vddctrl {

					regulator-name = "vdd_cpu,vdd_sys";

					regulator-min-microvolt = <1150000>;

					regulator-max-microvolt = <1150000>;

					regulator-always-on;

				};



				/* SWIO: +V1.8 */

				vio_reg: vio {

					regulator-name = "vdd_1v8_gen";

					regulator-min-microvolt = <1800000>;

					regulator-max-microvolt = <1800000>;

					regulator-always-on;

				};



				/* LDO1: unused */



				/*

				 * EN_+V3.3 switching via FET:

				 * +V3.3_AUDIO_AVDD_S, +V3.3 and +V1.8_VDD_LAN

				 * see also v3_3 fixed supply

				 */

				ldo2_reg: ldo2 {

					regulator-name = "en_3v3";

					regulator-min-microvolt = <3300000>;

					regulator-max-microvolt = <3300000>;

					regulator-always-on;

				};



				/* +V1.2_CSI */

				ldo3_reg: ldo3 {

					regulator-name =

						"avdd_dsi_csi,pwrdet_mipi";

					regulator-min-microvolt = <1200000>;

					regulator-max-microvolt = <1200000>;

				};



				/* +V1.2_VDD_RTC */

				ldo4_reg: ldo4 {

					regulator-name = "vdd_rtc";

					regulator-min-microvolt = <1200000>;

					regulator-max-microvolt = <1200000>;

					regulator-always-on;

				};



				/*

				 * +V2.8_AVDD_VDAC:

				 * only required for analog RGB

				 */

				ldo5_reg: ldo5 {

					regulator-name = "avdd_vdac";

					regulator-min-microvolt = <2800000>;

					regulator-max-microvolt = <2800000>;

					regulator-always-on;

				};



				/*

				 * +V1.05_AVDD_PLLE: avdd_plle should be 1.05V

				 * but LDO6 can't set voltage in 50mV

				 * granularity

				 */

				ldo6_reg: ldo6 {

					regulator-name = "avdd_plle";

					regulator-min-microvolt = <1100000>;

					regulator-max-microvolt = <1100000>;

				};



				/* +V1.2_AVDD_PLL */

				ldo7_reg: ldo7 {

					regulator-name = "avdd_pll";

					regulator-min-microvolt = <1200000>;

					regulator-max-microvolt = <1200000>;

					regulator-always-on;

				};



				/* +V1.0_VDD_DDR_HS */

				ldo8_reg: ldo8 {

					regulator-name = "vdd_ddr_hs";

					regulator-min-microvolt = <1000000>;

					regulator-max-microvolt = <1000000>;

					regulator-always-on;

				};

			};

		};



		/* STMPE811 touch screen controller */

		stmpe811@41 {

			compatible = "st,stmpe811";

			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x41>;

			interrupts = <TEGRA_GPIO(V, 0) IRQ_TYPE_LEVEL_LOW>;

			interrupt-parent = <&gpio>;

			interrupt-controller;

			id = <0>;

			blocks = <0x5>;

			irq-trigger = <0x1>;



			stmpe_touchscreen {

				compatible = "st,stmpe-ts";

				reg = <0>;

				/* 3.25 MHz ADC clock speed */

				st,adc-freq = <1>;

				/* 8 sample average control */

				st,ave-ctrl = <3>;

				/* 7 length fractional part in z */

				st,fraction-z = <7>;

				/*

				 * 50 mA typical 80 mA max touchscreen drivers

				 * current limit value

				 */

				st,i-drive = <1>;

				/* 12-bit ADC */

				st,mod-12b = <1>;

				/* internal ADC reference */

				st,ref-sel = <0>;

				/* ADC converstion time: 80 clocks */

				st,sample-time = <4>;

				/* 1 ms panel driver settling time */

				st,settling = <3>;

				/* 5 ms touch detect interrupt delay */

				st,touch-det-delay = <5>;

			};

		};



		/*

		 * LM95245 temperature sensor

		 * Note: OVERT_N directly connected to PMIC PWRDN

		 */

		temp-sensor@4c {

			compatible = "national,lm95245";

			reg = <0x4c>;

		};



		/* SW: +V1.2_VDD_CORE */

		tps62362@60 {

			compatible = "ti,tps62362";

			reg = <0x60>;



			regulator-name = "tps62362-vout";

			regulator-min-microvolt = <900000>;

			regulator-max-microvolt = <1400000>;

			regulator-boot-on;

			regulator-always-on;

			ti,vsel0-state-low;

			/* VSEL1: EN_CORE_DVFS_N low for DVFS */

			ti,vsel1-state-low;

		};

	};



	/* SPI4: CAN2 */

	spi@7000da00 {

		status = "okay";

		spi-max-frequency = <10000000>;



		can@1 {

			compatible = "microchip,mcp2515";

			reg = <1>;

			clocks = <&clk16m>;

			interrupt-parent = <&gpio>;

			interrupts = <TEGRA_GPIO(W, 3) GPIO_ACTIVE_LOW>;

			spi-max-frequency = <10000000>;

		};

	};



	/* SPI6: CAN1 */

	spi@7000de00 {

		status = "okay";

		spi-max-frequency = <10000000>;



		can@0 {

			compatible = "microchip,mcp2515";

			reg = <0>;

			clocks = <&clk16m>;

			interrupt-parent = <&gpio>;

			interrupts = <TEGRA_GPIO(W, 2) GPIO_ACTIVE_LOW>;

			spi-max-frequency = <10000000>;

		};

	};



	pmc@7000e400 {

		nvidia,invert-interrupt;

		nvidia,suspend-mode = <1>;

		nvidia,cpu-pwr-good-time = <5000>;

		nvidia,cpu-pwr-off-time = <5000>;

		nvidia,core-pwr-good-time = <3845 3845>;

		nvidia,core-pwr-off-time = <0>;

		nvidia,core-power-req-active-high;

		nvidia,sys-clock-req-active-high;

	};



	sdhci@78000600 {

		status = "okay";

		bus-width = <8>;

		non-removable;

	};



	clocks {

		compatible = "simple-bus";

		#address-cells = <1>;

		#size-cells = <0>;



		clk32k_in: clk@0 {

			compatible = "fixed-clock";

			reg=<0>;

			#clock-cells = <0>;

			clock-frequency = <32768>;

		};

		clk16m: clk@1 {

			compatible = "fixed-clock";

			reg=<1>;

			#clock-cells = <0>;

			clock-frequency = <16000000>;

			clock-output-names = "clk16m";

		};

	};



	regulators {

		compatible = "simple-bus";

		#address-cells = <1>;

		#size-cells = <0>;



		sys_3v3_reg: regulator@100 {

			compatible = "regulator-fixed";

			reg = <100>;

			regulator-name = "3v3";

			regulator-min-microvolt = <3300000>;

			regulator-max-microvolt = <3300000>;

			regulator-always-on;

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE