Commit 6b968186 authored by Keiji Hayashibara's avatar Keiji Hayashibara Committed by Masahiro Yamada
Browse files

ARM: dts: uniphier: add efuse node for UniPhier 32bit SoC 



Add efuse node for UniPhier LD4, Pro4, sLD8, Pro5 and PXs2.
This efuse node is included in soc-glue.

Signed-off-by: default avatarKeiji Hayashibara <hayashibara.keiji@socionext.com>
Signed-off-by: default avatarMasahiro Yamada <yamada.masahiro@socionext.com>
parent d1194d49

arch/arm/boot/dts/uniphier-ld4.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -275,6 +275,24 @@ 
			};

		};



		soc-glue@5f900000 {

			compatible = "socionext,uniphier-ld4-soc-glue-debug",

				     "simple-mfd";

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x5f900000 0x2000>;



			efuse@100 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x100 0x28>;

			};



			efuse@130 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x130 0x8>;

			};

		};



		timer@60000200 {

			compatible = "arm,cortex-a9-global-timer";

			reg = <0x60000200 0x20>;

arch/arm/boot/dts/uniphier-pro4.dtsi

+23 −0
Original line number Diff line number Diff line
@@ -296,6 +296,29 @@ 
			};

		};



		soc-glue@5f900000 {

			compatible = "socionext,uniphier-pro4-soc-glue-debug",

				     "simple-mfd";

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x5f900000 0x2000>;



			efuse@100 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x100 0x28>;

			};



			efuse@130 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x130 0x8>;

			};



			efuse@200 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x200 0x14>;

			};

		};



		aidet: aidet@5fc20000 {

			compatible = "socionext,uniphier-pro4-aidet";

			reg = <0x5fc20000 0x200>;

arch/arm/boot/dts/uniphier-pro5.dtsi

+33 −0
Original line number Diff line number Diff line
@@ -355,6 +355,39 @@ 
			};

		};



		soc-glue@5f900000 {

			compatible = "socionext,uniphier-pro5-soc-glue-debug",

				     "simple-mfd";

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x5f900000 0x2000>;



			efuse@100 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x100 0x28>;

			};



			efuse@130 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x130 0x8>;

			};



			efuse@200 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x200 0x28>;

			};



			efuse@300 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x300 0x14>;

			};



			efuse@400 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x400 0x8>;

			};

		};



		aidet: aidet@5fc20000 {

			compatible = "socionext,uniphier-pro5-aidet";

			reg = <0x5fc20000 0x200>;

arch/arm/boot/dts/uniphier-pxs2.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -376,6 +376,24 @@ 
			};

		};



		soc-glue@5f900000 {

			compatible = "socionext,uniphier-pxs2-soc-glue-debug",

				     "simple-mfd";

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x5f900000 0x2000>;



			efuse@100 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x100 0x28>;

			};



			efuse@200 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x200 0x58>;

			};

		};



		aidet: aidet@5fc20000 {

			compatible = "socionext,uniphier-pxs2-aidet";

			reg = <0x5fc20000 0x200>;

arch/arm/boot/dts/uniphier-sld8.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -279,6 +279,24 @@ 
			};

		};



		soc-glue@5f900000 {

			compatible = "socionext,uniphier-sld8-soc-glue-debug",

				     "simple-mfd";

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x5f900000 0x2000>;



			efuse@100 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x100 0x28>;

			};



			efuse@200 {

				compatible = "socionext,uniphier-efuse";

				reg = <0x200 0x14>;

			};

		};



		timer@60000200 {

			compatible = "arm,cortex-a9-global-timer";

			reg = <0x60000200 0x20>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE