drm/panel: Add Feiyang FY07024DI26A30-D MIPI-DSI LCD panel (69dc678a) · Commits · 戴 / test

MAINTAINERS

+6 −0

Original line number	Diff line number	Diff line
		@@ -4822,6 +4822,12 @@ T: git git://anongit.freedesktop.org/drm/drm-misc
		S: Maintained
		F: drivers/gpu/drm/tve200/

		DRM DRIVER FOR FEIYANG FY07024DI26A30-D MIPI-DSI LCD PANELS
		M: Jagan Teki <jagan@amarulasolutions.com>
		S: Maintained
		F: drivers/gpu/drm/panel/panel-feiyang-fy07024di26a30d.c
		F: Documentation/devicetree/bindings/display/panel/feiyang,fy07024di26a30d.txt

		DRM DRIVER FOR ILITEK ILI9225 PANELS
		M: David Lechner <david@lechnology.com>
		S: Maintained

drivers/gpu/drm/panel/Kconfig

+9 −0

Original line number	Diff line number	Diff line
		@@ -38,6 +38,15 @@ config DRM_PANEL_SIMPLE
		that it can be automatically turned off when the panel goes into a
		low power state.

		config DRM_PANEL_FEIYANG_FY07024DI26A30D
		tristate "Feiyang FY07024DI26A30-D MIPI-DSI LCD panel"
		depends on OF
		depends on DRM_MIPI_DSI
		depends on BACKLIGHT_CLASS_DEVICE
		help
		Say Y if you want to enable support for panels based on the
		Feiyang FY07024DI26A30-D MIPI-DSI interface.

		config DRM_PANEL_ILITEK_IL9322
		tristate "Ilitek ILI9322 320x240 QVGA panels"
		depends on OF && SPI

drivers/gpu/drm/panel/Makefile

+1 −0

Original line number	Diff line number	Diff line
		@@ -2,6 +2,7 @@
		obj-$(CONFIG_DRM_PANEL_ARM_VERSATILE) += panel-arm-versatile.o
		obj-$(CONFIG_DRM_PANEL_LVDS) += panel-lvds.o
		obj-$(CONFIG_DRM_PANEL_SIMPLE) += panel-simple.o
		obj-$(CONFIG_DRM_PANEL_FEIYANG_FY07024DI26A30D) += panel-feiyang-fy07024di26a30d.o
		obj-$(CONFIG_DRM_PANEL_ILITEK_IL9322) += panel-ilitek-ili9322.o
		obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9881C) += panel-ilitek-ili9881c.o
		obj-$(CONFIG_DRM_PANEL_INNOLUX_P079ZCA) += panel-innolux-p079zca.o

drivers/gpu/drm/panel/panel-feiyang-fy07024di26a30d.c

0 → 100644

+272 −0

Original line number	Diff line number	Diff line
		// SPDX-License-Identifier: GPL-2.0+
		/*
		* Copyright (C) 2018 Amarula Solutions
		* Author: Jagan Teki <jagan@amarulasolutions.com>
		*/

		#include <drm/drm_mipi_dsi.h>
		#include <drm/drm_modes.h>
		#include <drm/drm_panel.h>
		#include <drm/drm_print.h>

		#include <linux/backlight.h>
		#include <linux/gpio/consumer.h>
		#include <linux/delay.h>
		#include <linux/module.h>
		#include <linux/of_device.h>
		#include <linux/regulator/consumer.h>

		#define FEIYANG_INIT_CMD_LEN 2

		struct feiyang {
		struct drm_panel panel;
		struct mipi_dsi_device *dsi;

		struct backlight_device *backlight;
		struct regulator *dvdd;
		struct regulator *avdd;
		struct gpio_desc *reset;
		};

		static inline struct feiyang panel_to_feiyang(struct drm_panel panel)
		{
		return container_of(panel, struct feiyang, panel);
		}

		struct feiyang_init_cmd {
		u8 data[FEIYANG_INIT_CMD_LEN];
		};

		static const struct feiyang_init_cmd feiyang_init_cmds[] = {
		{ .data = { 0x80, 0x58 } },
		{ .data = { 0x81, 0x47 } },
		{ .data = { 0x82, 0xD4 } },
		{ .data = { 0x83, 0x88 } },
		{ .data = { 0x84, 0xA9 } },
		{ .data = { 0x85, 0xC3 } },
		{ .data = { 0x86, 0x82 } },
		};

		static int feiyang_prepare(struct drm_panel *panel)
		{
		struct feiyang *ctx = panel_to_feiyang(panel);
		struct mipi_dsi_device *dsi = ctx->dsi;
		unsigned int i;
		int ret;

		ret = regulator_enable(ctx->dvdd);
		if (ret)
		return ret;

		/* T1 (dvdd start + dvdd rise) 0 < T1 <= 10ms */
		msleep(10);

		ret = regulator_enable(ctx->avdd);
		if (ret)
		return ret;

		/* T3 (dvdd rise + avdd start + avdd rise) T3 >= 20ms */
		msleep(20);

		gpiod_set_value(ctx->reset, 0);

		/*
		* T5 + T6 (avdd rise + video & logic signal rise)
		* T5 >= 10ms, 0 < T6 <= 10ms
		*/
		msleep(20);

		gpiod_set_value(ctx->reset, 1);

		/* T12 (video & logic signal rise + backlight rise) T12 >= 200ms */
		msleep(200);

		for (i = 0; i < ARRAY_SIZE(feiyang_init_cmds); i++) {
		const struct feiyang_init_cmd *cmd =
		&feiyang_init_cmds[i];

		ret = mipi_dsi_dcs_write_buffer(dsi, cmd->data,
		FEIYANG_INIT_CMD_LEN);
		if (ret < 0)
		return ret;
		}

		return 0;
		}

		static int feiyang_enable(struct drm_panel *panel)
		{
		struct feiyang *ctx = panel_to_feiyang(panel);

		/* T12 (video & logic signal rise + backlight rise) T12 >= 200ms */
		msleep(200);

		mipi_dsi_dcs_set_display_on(ctx->dsi);
		backlight_enable(ctx->backlight);

		return 0;
		}

		static int feiyang_disable(struct drm_panel *panel)
		{
		struct feiyang *ctx = panel_to_feiyang(panel);

		backlight_disable(ctx->backlight);
		return mipi_dsi_dcs_set_display_off(ctx->dsi);
		}

		static int feiyang_unprepare(struct drm_panel *panel)
		{
		struct feiyang *ctx = panel_to_feiyang(panel);
		int ret;

		ret = mipi_dsi_dcs_set_display_off(ctx->dsi);
		if (ret < 0)
		DRM_DEV_ERROR(panel->dev, "failed to set display off: %d\n",
		ret);

		ret = mipi_dsi_dcs_enter_sleep_mode(ctx->dsi);
		if (ret < 0)
		DRM_DEV_ERROR(panel->dev, "failed to enter sleep mode: %d\n",
		ret);

		/* T13 (backlight fall + video & logic signal fall) T13 >= 200ms */
		msleep(200);

		gpiod_set_value(ctx->reset, 0);

		regulator_disable(ctx->avdd);

		/* T11 (dvdd rise to fall) 0 < T11 <= 10ms */
		msleep(10);

		regulator_disable(ctx->dvdd);

		return 0;
		}

		static const struct drm_display_mode feiyang_default_mode = {
		.clock = 55000,

		.hdisplay = 1024,
		.hsync_start = 1024 + 310,
		.hsync_end = 1024 + 310 + 20,
		.htotal = 1024 + 310 + 20 + 90,

		.vdisplay = 600,
		.vsync_start = 600 + 12,
		.vsync_end = 600 + 12 + 2,
		.vtotal = 600 + 12 + 2 + 21,
		.vrefresh = 60,

		.type = DRM_MODE_TYPE_DRIVER \| DRM_MODE_TYPE_PREFERRED,
		};

		static int feiyang_get_modes(struct drm_panel *panel)
		{
		struct drm_connector *connector = panel->connector;
		struct feiyang *ctx = panel_to_feiyang(panel);
		struct drm_display_mode *mode;

		mode = drm_mode_duplicate(panel->drm, &feiyang_default_mode);
		if (!mode) {
		DRM_DEV_ERROR(&ctx->dsi->dev, "failed to add mode %ux%ux@%u\n",
		feiyang_default_mode.hdisplay,
		feiyang_default_mode.vdisplay,
		feiyang_default_mode.vrefresh);
		return -ENOMEM;
		}

		drm_mode_set_name(mode);

		drm_mode_probed_add(connector, mode);

		return 1;
		}

		static const struct drm_panel_funcs feiyang_funcs = {
		.disable = feiyang_disable,
		.unprepare = feiyang_unprepare,
		.prepare = feiyang_prepare,
		.enable = feiyang_enable,
		.get_modes = feiyang_get_modes,
		};

		static int feiyang_dsi_probe(struct mipi_dsi_device *dsi)
		{
		struct feiyang *ctx;
		int ret;

		ctx = devm_kzalloc(&dsi->dev, sizeof(*ctx), GFP_KERNEL);
		if (!ctx)
		return -ENOMEM;

		mipi_dsi_set_drvdata(dsi, ctx);
		ctx->dsi = dsi;

		drm_panel_init(&ctx->panel);
		ctx->panel.dev = &dsi->dev;
		ctx->panel.funcs = &feiyang_funcs;

		ctx->dvdd = devm_regulator_get(&dsi->dev, "dvdd");
		if (IS_ERR(ctx->dvdd)) {
		DRM_DEV_ERROR(&dsi->dev, "Couldn't get dvdd regulator\n");
		return PTR_ERR(ctx->dvdd);
		}

		ctx->avdd = devm_regulator_get(&dsi->dev, "avdd");
		if (IS_ERR(ctx->avdd)) {
		DRM_DEV_ERROR(&dsi->dev, "Couldn't get avdd regulator\n");
		return PTR_ERR(ctx->avdd);
		}

		ctx->reset = devm_gpiod_get(&dsi->dev, "reset", GPIOD_OUT_LOW);
		if (IS_ERR(ctx->reset)) {
		DRM_DEV_ERROR(&dsi->dev, "Couldn't get our reset GPIO\n");
		return PTR_ERR(ctx->reset);
		}

		ctx->backlight = devm_of_find_backlight(&dsi->dev);
		if (IS_ERR(ctx->backlight))
		return PTR_ERR(ctx->backlight);

		ret = drm_panel_add(&ctx->panel);
		if (ret < 0)
		return ret;

		dsi->mode_flags = MIPI_DSI_MODE_VIDEO_BURST;
		dsi->format = MIPI_DSI_FMT_RGB888;
		dsi->lanes = 4;

		return mipi_dsi_attach(dsi);
		}

		static int feiyang_dsi_remove(struct mipi_dsi_device *dsi)
		{
		struct feiyang *ctx = mipi_dsi_get_drvdata(dsi);

		mipi_dsi_detach(dsi);
		drm_panel_remove(&ctx->panel);

		return 0;
		}

		static const struct of_device_id feiyang_of_match[] = {
		{ .compatible = "feiyang,fy07024di26a30d", },
		{ /* sentinel */ }
		};
		MODULE_DEVICE_TABLE(of, feiyang_of_match);

		static struct mipi_dsi_driver feiyang_driver = {
		.probe = feiyang_dsi_probe,
		.remove = feiyang_dsi_remove,
		.driver = {
		.name = "feiyang-fy07024di26a30d",
		.of_match_table = feiyang_of_match,
		},
		};
		module_mipi_dsi_driver(feiyang_driver);

		MODULE_AUTHOR("Jagan Teki <jagan@amarulasolutions.com>");
		MODULE_DESCRIPTION("Feiyang FY07024DI26A30-D MIPI-DSI LCD panel");
		MODULE_LICENSE("GPL");

Admin message