Commit 69ca5af4 authored by Zhenyu Wang's avatar Zhenyu Wang
Browse files

drm/i915/gvt: Move some MMIO definitions to reg.h 



To consolidate all gvt private MMIO definition in one place,
this moves some not yet used in i915 to reg.h.

Reviewed-by: default avatarHang Yuan <hang.yuan@intel.com>
Signed-off-by: default avatarZhenyu Wang <zhenyuw@linux.intel.com>
parent a752b070

drivers/gpu/drm/i915/gvt/mmio_context.c

+0 −13
Original line number Diff line number Diff line
@@ -37,19 +37,6 @@ 
#include "gvt.h"

#include "trace.h"



/**

 * Defined in Intel Open Source PRM.

 * Ref: https://01.org/linuxgraphics/documentation/hardware-specification-prms

 */

#define TRVATTL3PTRDW(i)	_MMIO(0x4de0 + (i)*4)

#define TRNULLDETCT		_MMIO(0x4de8)

#define TRINVTILEDETCT		_MMIO(0x4dec)

#define TRVADR			_MMIO(0x4df0)

#define TRTTE			_MMIO(0x4df4)

#define RING_EXCC(base)		_MMIO((base) + 0x28)

#define RING_GFX_MODE(base)	_MMIO((base) + 0x29c)

#define VF_GUARDBAND		_MMIO(0x83a4)



#define GEN9_MOCS_SIZE		64



/* Raw offset is appened to each line for convenience. */

drivers/gpu/drm/i915/gvt/reg.h

+9 −0
Original line number Diff line number Diff line
@@ -77,4 +77,13 @@ 
#define _RING_CTL_BUF_SIZE(ctl) (((ctl) & RB_TAIL_SIZE_MASK) + \

		I915_GTT_PAGE_SIZE)



#define TRVATTL3PTRDW(i)	_MMIO(0x4de0 + (i) * 4)

#define TRNULLDETCT		_MMIO(0x4de8)

#define TRINVTILEDETCT		_MMIO(0x4dec)

#define TRVADR			_MMIO(0x4df0)

#define TRTTE			_MMIO(0x4df4)

#define RING_EXCC(base)		_MMIO((base) + 0x28)

#define RING_GFX_MODE(base)	_MMIO((base) + 0x29c)

#define VF_GUARDBAND		_MMIO(0x83a4)



#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE