Commit 69b28190 authored by John Whitmore's avatar John Whitmore Committed by Greg Kroah-Hartman
Browse files

staging:rtl8192u: Reorder enum _RTL8192Usb_HW members - Style 



Reorder the members of enum _RTL8192Usb_HW so that they are in order.

This is a coding style change which should have no impact on runtime
code execution.

Signed-off-by: default avatarJohn Whitmore <johnfwhitmore@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 12a2b6f6

drivers/staging/rtl8192u/r8192U_hw.h

+3 −4
Original line number Diff line number Diff line
@@ -65,6 +65,8 @@ 


//#endif

enum _RTL8192Usb_HW {

	MAC0			= 0x000,

	MAC4			= 0x004,



#define	BB_GLOBAL_RESET_BIT	0x1

	BB_GLOBAL_RESET		= 0x020, // BasebandGlobal Reset Register
@@ -180,8 +182,8 @@ enum _RTL8192Usb_HW { 
#define RRSR_48M					BIT(10)

#define RRSR_54M					BIT(11)

#define BRSR_AckShortPmb			BIT(23)		// CCK ACK: use Short Preamble or not.

	RATR0			= 0x320, // Rate Adaptive Table register1

	UFWP			= 0x318,

	RATR0			= 0x320, // Rate Adaptive Table register1

	DRIVER_RSSI		= 0x32c,					// Driver tell Firmware current RSSI

//----------------------------------------------------------------------------

//       8190 Rate Adaptive Table Register	(offset 0x320, 4 byte)
@@ -236,9 +238,6 @@ enum _RTL8192Usb_HW { 
#define EPROM_CK_BIT BIT(2)

#define EPROM_W_BIT  BIT(1)

#define EPROM_R_BIT  BIT(0)



	MAC0			= 0x000,

	MAC4			= 0x004,

};

//----------------------------------------------------------------------------

//       818xB AnaParm & AnaParm2 Register

CRA Git | Maintained and supported by SUSTech CRA and CCSE