Commit 69338c1f authored by Dmytro Laktyushkin's avatar Dmytro Laktyushkin Committed by Alex Deucher
Browse files

drm/amd/display: add dsclk to pipe bw struct 



This will allow us to program dscclk to required value

Signed-off-by: default avatarDmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Reviewed-by: default avatarEric Bernstein <Eric.Bernstein@amd.com>
Acked-by: default avatarLeo Li <sunpeng.li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 4fd994c4

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c

+1 −1
Original line number Diff line number Diff line
@@ -2048,7 +2048,7 @@ void update_dchubp_dpp( 
			dc->res_pool->dccg->funcs->update_dpp_dto(

					dc->res_pool->dccg,

					dpp->inst,

					pipe_ctx->plane_res.bw.calc.dppclk_khz);

					pipe_ctx->plane_res.bw.dppclk_khz);

		else

			dc->res_pool->clk_mgr->clks.dppclk_khz = should_divided_by_2 ?

						dc->res_pool->clk_mgr->clks.dispclk_khz / 2 :

drivers/gpu/drm/amd/display/dc/inc/core_types.h

+1 −6
Original line number Diff line number Diff line
@@ -180,13 +180,8 @@ struct resource_pool { 
	const struct resource_caps *res_cap;

};



struct dcn_fe_clocks {

	int dppclk_khz;

};



struct dcn_fe_bandwidth {

	struct dcn_fe_clocks calc;

	struct dcn_fe_clocks cur;

	int dppclk_khz;

};



struct stream_resource {

CRA Git | Maintained and supported by SUSTech CRA and CCSE