Commit 68f62751 authored by Biju Das's avatar Biju Das Committed by Geert Uytterhoeven
Browse files

arm64: dts: renesas: r8a774b1: Add PWM device nodes 



This patch adds PWM device nodes to r8a774b1 SoC DT.

Signed-off-by: default avatarBiju Das <biju.das@bp.renesas.com>
Reviewed-by: default avatarLaurent Pinchart <laurent.pinchart@ideasonboard.com>
Link: https://lore.kernel.org/r/1570029619-43238-7-git-send-email-biju.das@bp.renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent ab46816a

arch/arm64/boot/dts/renesas/r8a774b1.dtsi

+70 −0
Original line number Diff line number Diff line
@@ -940,6 +940,76 @@ 
			/* placeholder */

		};



		pwm0: pwm@e6e30000 {

			compatible = "renesas,pwm-r8a774b1", "renesas,pwm-rcar";

			reg = <0 0xe6e30000 0 0x8>;

			#pwm-cells = <2>;

			clocks = <&cpg CPG_MOD 523>;

			resets = <&cpg 523>;

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			status = "disabled";

		};



		pwm1: pwm@e6e31000 {

			compatible = "renesas,pwm-r8a774b1", "renesas,pwm-rcar";

			reg = <0 0xe6e31000 0 0x8>;

			#pwm-cells = <2>;

			clocks = <&cpg CPG_MOD 523>;

			resets = <&cpg 523>;

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			status = "disabled";

		};



		pwm2: pwm@e6e32000 {

			compatible = "renesas,pwm-r8a774b1", "renesas,pwm-rcar";

			reg = <0 0xe6e32000 0 0x8>;

			#pwm-cells = <2>;

			clocks = <&cpg CPG_MOD 523>;

			resets = <&cpg 523>;

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			status = "disabled";

		};



		pwm3: pwm@e6e33000 {

			compatible = "renesas,pwm-r8a774b1", "renesas,pwm-rcar";

			reg = <0 0xe6e33000 0 0x8>;

			#pwm-cells = <2>;

			clocks = <&cpg CPG_MOD 523>;

			resets = <&cpg 523>;

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			status = "disabled";

		};



		pwm4: pwm@e6e34000 {

			compatible = "renesas,pwm-r8a774b1", "renesas,pwm-rcar";

			reg = <0 0xe6e34000 0 0x8>;

			#pwm-cells = <2>;

			clocks = <&cpg CPG_MOD 523>;

			resets = <&cpg 523>;

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			status = "disabled";

		};



		pwm5: pwm@e6e35000 {

			compatible = "renesas,pwm-r8a774b1", "renesas,pwm-rcar";

			reg = <0 0xe6e35000 0 0x8>;

			#pwm-cells = <2>;

			clocks = <&cpg CPG_MOD 523>;

			resets = <&cpg 523>;

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			status = "disabled";

		};



		pwm6: pwm@e6e36000 {

			compatible = "renesas,pwm-r8a774b1", "renesas,pwm-rcar";

			reg = <0 0xe6e36000 0 0x8>;

			#pwm-cells = <2>;

			clocks = <&cpg CPG_MOD 523>;

			resets = <&cpg 523>;

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			status = "disabled";

		};



		scif0: serial@e6e60000 {

			compatible = "renesas,scif-r8a774b1",

				     "renesas,rcar-gen3-scif", "renesas,scif";

CRA Git | Maintained and supported by SUSTech CRA and CCSE