Unverified Commit 689c7655 authored by Dan Murphy's avatar Dan Murphy Committed by Mark Brown
Browse files

ASoC: tlv320adcx140: Add the tlv320adcx140 codec driver family 



Add the tlv320adcx140 codec driver family.

The TLV320ADCx140 is a Burr-Brown™ highperformance, audio analog-to-digital
converter (ADC) that supports simultaneous sampling of up to four analog
channels or eight digital channels for the pulse density modulation (PDM)
microphone input. The device supports line and microphone inputs, and
allows for both single-ended and differential input configurations.

Signed-off-by: default avatarDan Murphy <dmurphy@ti.com>
Link: https://lore.kernel.org/r/20200220210759.31466-3-dmurphy@ti.com


Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 4ee67cbd

sound/soc/codecs/Kconfig

+9 −0
Original line number Diff line number Diff line
@@ -196,6 +196,7 @@ config SND_SOC_ALL_CODECS 
	imply SND_SOC_TAS6424

	imply SND_SOC_TDA7419

	imply SND_SOC_TFA9879

	imply SND_SOC_TLV320ADCX140

	imply SND_SOC_TLV320AIC23_I2C

	imply SND_SOC_TLV320AIC23_SPI

	imply SND_SOC_TLV320AIC26
@@ -1334,6 +1335,14 @@ config SND_SOC_TLV320DAC33 
	tristate

	depends on I2C



config SND_SOC_TLV320ADCX140

	tristate "Texas Instruments TLV320ADCX140 CODEC family"

	depends on I2C

	select REGMAP_I2C

	help

	  Add support for Texas Instruments tlv320adc3140, tlv320adc5140 and

	  tlv320adc6140 quad channel ADCs.



config SND_SOC_TS3A227E

	tristate "TI Headset/Mic detect and keypress chip"

	depends on I2C

sound/soc/codecs/Makefile

+2 −0
Original line number Diff line number Diff line
@@ -218,6 +218,7 @@ snd-soc-tlv320aic32x4-i2c-objs := tlv320aic32x4-i2c.o 
snd-soc-tlv320aic32x4-spi-objs := tlv320aic32x4-spi.o

snd-soc-tlv320aic3x-objs := tlv320aic3x.o

snd-soc-tlv320dac33-objs := tlv320dac33.o

snd-soc-tlv320adcx140-objs := tlv320adcx140.o

snd-soc-tscs42xx-objs := tscs42xx.o

snd-soc-tscs454-objs := tscs454.o

snd-soc-ts3a227e-objs := ts3a227e.o
@@ -516,6 +517,7 @@ obj-$(CONFIG_SND_SOC_TLV320AIC32X4_I2C) += snd-soc-tlv320aic32x4-i2c.o 
obj-$(CONFIG_SND_SOC_TLV320AIC32X4_SPI)	+= snd-soc-tlv320aic32x4-spi.o

obj-$(CONFIG_SND_SOC_TLV320AIC3X)	+= snd-soc-tlv320aic3x.o

obj-$(CONFIG_SND_SOC_TLV320DAC33)	+= snd-soc-tlv320dac33.o

obj-$(CONFIG_SND_SOC_TLV320ADCX140)	+= snd-soc-tlv320adcx140.o

obj-$(CONFIG_SND_SOC_TSCS42XX)	+= snd-soc-tscs42xx.o

obj-$(CONFIG_SND_SOC_TSCS454)	+= snd-soc-tscs454.o

obj-$(CONFIG_SND_SOC_TS3A227E)	+= snd-soc-ts3a227e.o

sound/soc/codecs/tlv320adcx140.c

0 → 100644
+849 −0

File added.

Preview size limit exceeded, changes collapsed.

sound/soc/codecs/tlv320adcx140.h

0 → 100644
+130 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

// TLV320ADCX104 Sound driver

// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/



#ifndef _TLV320ADCX140_H

#define _TLV320ADCX140_H



#define ADCX140_RATES	(SNDRV_PCM_RATE_44100 | \

			 SNDRV_PCM_RATE_48000)



#define ADCX140_FORMATS	(SNDRV_PCM_FMTBIT_S16_LE | \

			 SNDRV_PCM_FMTBIT_S20_3LE | \

			 SNDRV_PCM_FMTBIT_S24_3LE | \

			 SNDRV_PCM_FMTBIT_S24_LE | \

			 SNDRV_PCM_FMTBIT_S32_LE)



#define ADCX140_PAGE_SELECT	0x00

#define ADCX140_SW_RESET	0x01

#define ADCX140_SLEEP_CFG 	0x02

#define ADCX140_SHDN_CFG	0x05

#define ADCX140_ASI_CFG0	0x07

#define ADCX140_ASI_CFG1	0x08

#define ADCX140_ASI_CFG2	0x09

#define ADCX140_ASI_CH1		0x0b

#define ADCX140_ASI_CH2		0x0c

#define ADCX140_ASI_CH3		0x0d

#define ADCX140_ASI_CH4		0x0e

#define ADCX140_ASI_CH5		0x0f

#define ADCX140_ASI_CH6		0x10

#define ADCX140_ASI_CH7		0x11

#define ADCX140_ASI_CH8		0x12

#define ADCX140_MST_CFG0	0x13

#define ADCX140_MST_CFG1	0x14

#define ADCX140_ASI_STS		0x15

#define ADCX140_CLK_SRC		0x16

#define ADCX140_PDMCLK_CFG	0x1f

#define ADCX140_PDM_CFG		0x20

#define ADCX140_GPIO_CFG0	0x21

#define ADCX140_GPO_CFG1	0x22

#define ADCX140_GPO_CFG2	0x23

#define ADCX140_GPO_CFG3	0x24

#define ADCX140_GPO_CFG4	0x25

#define ADCX140_GPO_VAL		0x29

#define ADCX140_GPIO_MON	0x2a

#define ADCX140_GPI_CFG0	0x2b

#define ADCX140_GPI_CFG1	0x2c

#define ADCX140_GPI_MON		0x2f

#define ADCX140_INT_CFG		0x32

#define ADCX140_INT_MASK0	0x33

#define ADCX140_INT_LTCH0	0x36

#define ADCX140_BIAS_CFG	0x3b

#define ADCX140_CH1_CFG0	0x3c

#define ADCX140_CH1_CFG1	0x3d

#define ADCX140_CH1_CFG2	0x3e

#define ADCX140_CH1_CFG3	0x3f

#define ADCX140_CH1_CFG4	0x40

#define ADCX140_CH2_CFG0	0x41

#define ADCX140_CH2_CFG1	0x42

#define ADCX140_CH2_CFG2	0x43

#define ADCX140_CH2_CFG3	0x44

#define ADCX140_CH2_CFG4	0x45

#define ADCX140_CH3_CFG0	0x46

#define ADCX140_CH3_CFG1	0x47

#define ADCX140_CH3_CFG2	0x48

#define ADCX140_CH3_CFG3	0x49

#define ADCX140_CH3_CFG4 	0x4a

#define ADCX140_CH4_CFG0	0x4b

#define ADCX140_CH4_CFG1	0x4c

#define ADCX140_CH4_CFG2	0x4d

#define ADCX140_CH4_CFG3	0x4e

#define ADCX140_CH4_CFG4	0x4f

#define ADCX140_CH5_CFG2	0x52

#define ADCX140_CH5_CFG3	0x53

#define ADCX140_CH5_CFG4	0x54

#define ADCX140_CH6_CFG2	0x57

#define ADCX140_CH6_CFG3	0x58

#define ADCX140_CH6_CFG4	0x59

#define ADCX140_CH7_CFG2	0x5c

#define ADCX140_CH7_CFG3	0x5d

#define ADCX140_CH7_CFG4	0x5e

#define ADCX140_CH8_CFG2	0x61

#define ADCX140_CH8_CFG3	0x62

#define ADCX140_CH8_CFG4	0x63

#define ADCX140_DSP_CFG0	0x6b

#define ADCX140_DSP_CFG1	0x6c

#define ADCX140_DRE_CFG0	0x6d

#define ADCX140_IN_CH_EN	0x73

#define ADCX140_ASI_OUT_CH_EN	0x74

#define ADCX140_PWR_CFG		0x75

#define ADCX140_DEV_STS0	0x76

#define ADCX140_DEV_STS1	0x77



#define ADCX140_RESET	BIT(0)



#define ADCX140_WAKE_DEV	BIT(0)

#define ADCX140_AREG_INTERNAL	BIT(7)



#define ADCX140_BCLKINV_BIT	BIT(2)

#define ADCX140_FSYNCINV_BIT	BIT(3)

#define ADCX140_INV_MSK		(ADCX140_BCLKINV_BIT | ADCX140_FSYNCINV_BIT)

#define ADCX140_BCLK_FSYNC_MASTER	BIT(7)

#define ADCX140_I2S_MODE_BIT	BIT(6)

#define ADCX140_LEFT_JUST_BIT	BIT(7)

#define ADCX140_ASI_FORMAT_MSK	(ADCX140_I2S_MODE_BIT | ADCX140_LEFT_JUST_BIT)



#define ADCX140_16_BIT_WORD	0x0

#define ADCX140_20_BIT_WORD	BIT(4)

#define ADCX140_24_BIT_WORD	BIT(5)

#define ADCX140_32_BIT_WORD	(BIT(4) | BIT(5))

#define ADCX140_WORD_LEN_MSK	0x30



#define ADCX140_MAX_CHANNELS	8



#define ADCX140_MIC_BIAS_VAL_VREF	0

#define ADCX140_MIC_BIAS_VAL_VREF_1096	1

#define ADCX140_MIC_BIAS_VAL_AVDD	6

#define ADCX140_MIC_BIAS_VAL_MSK GENMASK(6, 4)



#define ADCX140_MIC_BIAS_VREF_275V	0

#define ADCX140_MIC_BIAS_VREF_25V	1

#define ADCX140_MIC_BIAS_VREF_1375V	2

#define ADCX140_MIC_BIAS_VREF_MSK GENMASK(1, 0)



#define ADCX140_PWR_CFG_BIAS_PDZ	BIT(7)

#define ADCX140_PWR_CFG_ADC_PDZ		BIT(6)

#define ADCX140_PWR_CFG_PLL_PDZ		BIT(5)



#define ADCX140_TX_OFFSET_MASK		GENMASK(4, 0)



#endif /* _TLV320ADCX140_ */

CRA Git | Maintained and supported by SUSTech CRA and CCSE