Commit 66f1f580 authored by Chuanhua Han's avatar Chuanhua Han Committed by Shawn Guo
Browse files

arm64: dts: ls1088a: Revise gpio registers to little-endian 



Since fsl-ls1088a Soc GPIO registers are used as little endian,
the patch adds the little-endian attribute to each gpio node.

Signed-off-by: default avatarChuanhua Han <chuanhua.han@nxp.com>
Acked-by: default avatarLi Yang <leoyang.li@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 546d92d3

arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -272,6 +272,7 @@ 
			compatible = "fsl,qoriq-gpio";

			reg = <0x0 0x2300000 0x0 0x10000>;

			interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>;

			little-endian;

			gpio-controller;

			#gpio-cells = <2>;

			interrupt-controller;
@@ -282,6 +283,7 @@ 
			compatible = "fsl,qoriq-gpio";

			reg = <0x0 0x2310000 0x0 0x10000>;

			interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>;

			little-endian;

			gpio-controller;

			#gpio-cells = <2>;

			interrupt-controller;
@@ -292,6 +294,7 @@ 
			compatible = "fsl,qoriq-gpio";

			reg = <0x0 0x2320000 0x0 0x10000>;

			interrupts = <0 37 IRQ_TYPE_LEVEL_HIGH>;

			little-endian;

			gpio-controller;

			#gpio-cells = <2>;

			interrupt-controller;
@@ -302,6 +305,7 @@ 
			compatible = "fsl,qoriq-gpio";

			reg = <0x0 0x2330000 0x0 0x10000>;

			interrupts = <0 37 IRQ_TYPE_LEVEL_HIGH>;

			little-endian;

			gpio-controller;

			#gpio-cells = <2>;

			interrupt-controller;

CRA Git | Maintained and supported by SUSTech CRA and CCSE