Unverified Commit 66dc4e4b authored by Maxime Ripard's avatar Maxime Ripard
Browse files

ARM: dts: sun5i: Reorder pinctrl nodes 



We try to keep the PIO nodes ordered alphabetically, but this doesn't
always work out. Let's fix it.

Signed-off-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
parent 4b03e16d

arch/arm/boot/dts/sun5i.dtsi

+10 −10
Original line number Diff line number Diff line
@@ -504,18 +504,18 @@ 
				bias-pull-up;

			};



			mmc2_8bit_pins: mmc2-8bit-pins {

			mmc2_4bit_pc_pins: mmc2-4bit-pc-pins {

				pins = "PC6", "PC7", "PC8", "PC9",

				       "PC10", "PC11", "PC12", "PC13",

				       "PC14", "PC15";

				       "PC10", "PC11";

				function = "mmc2";

				drive-strength = <30>;

				bias-pull-up;

			};



			mmc2_4bit_pc_pins: mmc2-4bit-pc-pins {

			mmc2_8bit_pins: mmc2-8bit-pins {

				pins = "PC6", "PC7", "PC8", "PC9",

				       "PC10", "PC11";

				       "PC10", "PC11", "PC12", "PC13",

				       "PC14", "PC15";

				function = "mmc2";

				drive-strength = <30>;

				bias-pull-up;
@@ -539,6 +539,11 @@ 
				function = "nand0";

			};



			pwm0_pin: pwm0-pin {

				pins = "PB2";

				function = "pwm";

			};



			spi2_pe_pins: spi2-pe-pins {

				pins = "PE1", "PE2", "PE3";

				function = "spi2";
@@ -578,11 +583,6 @@ 
				pins = "PG11", "PG12";

				function = "uart3";

			};



			pwm0_pin: pwm0-pin {

				pins = "PB2";

				function = "pwm";

			};

		};



		timer@1c20c00 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE