Commit 64436ff6 authored by Fugang Duan's avatar Fugang Duan Committed by Shawn Guo
Browse files

ARM: dts: vf610-twr: Add ADC support 



vf610 has two ADC controllers, and vf610-twr board ADC0_SE5 pin connect
to sliding rheostat for ADC test, other ADC pins connect to connectors for
future use.

Add support for ADC0_SE5.

CC: Jonathan Cameron <jic23@kernel.org>
CC: Mark Rutland <mark.rutland@arm.com>
CC: Otavio Salvador <otavio@ossystems.com.br>
CC: Peter Meerwald <pmeerw@pmeerw.net>
CC: Lars-Peter Clausen <lars@metafoo.de>
Signed-off-by: default avatarFugang Duan <B38611@freescale.com>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent 3048fa3f

arch/arm/boot/dts/vf610-twr.dts

+21 −0
Original line number Diff line number Diff line
@@ -47,6 +47,14 @@ 
			regulator-max-microvolt = <3300000>;

			regulator-always-on;

		};



		reg_vcc_3v3_mcu: regulator@1 {

			compatible = "regulator-fixed";

			reg = <1>;

			regulator-name = "vcc_3v3_mcu";

			regulator-min-microvolt = <3300000>;

			regulator-max-microvolt = <3300000>;

		};

	};



	sound {
@@ -79,6 +87,13 @@ 
	};

};



&adc0 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_adc0_ad5>;

	vref-supply = <&reg_vcc_3v3_mcu>;

	status = "okay";

};



&dspi0 {

	bus-num = <0>;

	pinctrl-names = "default";
@@ -128,6 +143,12 @@ 


&iomuxc {

	vf610-twr {

		pinctrl_adc0_ad5: adc0ad5grp {

			fsl,pins = <

				VF610_PAD_PTC30__ADC0_SE5		0xa1

			>;

		};



		pinctrl_dspi0: dspi0grp {

			fsl,pins = <

				VF610_PAD_PTB19__DSPI0_CS0		0x1182

arch/arm/boot/dts/vf610.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -183,6 +183,15 @@ 
				clock-names = "pit";

			};



			adc0: adc@4003b000 {

				compatible = "fsl,vf610-adc";

				reg = <0x4003b000 0x1000>;

				interrupts = <0 53 0x04>;

				clocks = <&clks VF610_CLK_ADC0>;

				clock-names = "adc";

				status = "disabled";

			};



			wdog@4003e000 {

				compatible = "fsl,vf610-wdt", "fsl,imx21-wdt";

				reg = <0x4003e000 0x1000>;
@@ -326,6 +335,15 @@ 
				status = "disabled";

			};



			adc1: adc@400bb000 {

				compatible = "fsl,vf610-adc";

				reg = <0x400bb000 0x1000>;

				interrupts = <0 54 0x04>;

				clocks = <&clks VF610_CLK_ADC1>;

				clock-names = "adc";

				status = "disabled";

			};



			fec0: ethernet@400d0000 {

				compatible = "fsl,mvf600-fec";

				reg = <0x400d0000 0x1000>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE