Commit 6345f0f6 authored by Chris Pascoe's avatar Chris Pascoe Committed by Mauro Carvalho Chehab
Browse files

V4L/DVB (5218): Zl10353: register definitions update 



Update the descriptions of "discovered" registers on the zl10353, using the
equivalaent mt352 register names.

Signed-off-by: default avatarChris Pascoe <c.pascoe@itee.uq.edu.au>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab@infradead.org>
parent f7f57770

drivers/media/dvb/frontends/zl10353.c

+7 −7
Original line number Diff line number Diff line
@@ -258,9 +258,9 @@ static int zl10353_read_ber(struct dvb_frontend *fe, u32 *ber) 
{

	struct zl10353_state *state = fe->demodulator_priv;



	*ber = zl10353_read_register(state, 0x11) << 16 |

	       zl10353_read_register(state, 0x12) << 8 |

	       zl10353_read_register(state, 0x13);

	*ber = zl10353_read_register(state, RS_ERR_CNT_2) << 16 |

	       zl10353_read_register(state, RS_ERR_CNT_1) << 8 |

	       zl10353_read_register(state, RS_ERR_CNT_0);



	return 0;

}
@@ -269,8 +269,8 @@ static int zl10353_read_signal_strength(struct dvb_frontend *fe, u16 *strength) 
{

	struct zl10353_state *state = fe->demodulator_priv;



	u16 signal = zl10353_read_register(state, 0x0a) << 10 |

		     zl10353_read_register(state, 0x0b) << 2 | 3;

	u16 signal = zl10353_read_register(state, AGC_GAIN_1) << 10 |

		     zl10353_read_register(state, AGC_GAIN_0) << 2 | 3;



	*strength = ~signal;
@@ -295,8 +295,8 @@ static int zl10353_read_ucblocks(struct dvb_frontend *fe, u32 *ucblocks) 
{

	struct zl10353_state *state = fe->demodulator_priv;



	*ucblocks = zl10353_read_register(state, 0x14) << 8 |

		    zl10353_read_register(state, 0x15);

	*ucblocks = zl10353_read_register(state, RS_UBC_1) << 8 |

		    zl10353_read_register(state, RS_UBC_0);



	return 0;

}

drivers/media/dvb/frontends/zl10353_priv.h

+7 −0
Original line number Diff line number Diff line
@@ -38,7 +38,14 @@ enum zl10353_reg_addr { 
	STATUS_7           = 0x07,

	STATUS_8           = 0x08,

	STATUS_9           = 0x09,

	AGC_GAIN_1         = 0x0A,

	AGC_GAIN_0         = 0x0B,

	SNR                = 0x10,

	RS_ERR_CNT_2       = 0x11,

	RS_ERR_CNT_1       = 0x12,

	RS_ERR_CNT_0       = 0x13,

	RS_UBC_1           = 0x14,

	RS_UBC_0           = 0x15,

	TRL_NOMINAL_RATE_1 = 0x65,

	TRL_NOMINAL_RATE_0 = 0x66,

	CHIP_ID            = 0x7F,

CRA Git | Maintained and supported by SUSTech CRA and CCSE