Commit 623910f4 authored by Lars Povlsen's avatar Lars Povlsen Committed by Arnd Bergmann
Browse files

arm64: dts: sparx5: Add i2c devices, i2c muxes 

This patch adds i2c devices and muxes to the Sparx5 reference boards.

Link: https://lore.kernel.org/r/20200615133242.24911-11-lars.povlsen@microchip.com


Reviewed-by: default avatarAlexandre Belloni <alexandre.belloni@bootlin.com>
Signed-off-by: default avatarLars Povlsen <lars.povlsen@microchip.com>
Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent e4e06a50

arch/arm64/boot/dts/microchip/sparx5.dtsi

+38 −0
Original line number Diff line number Diff line
@@ -170,6 +170,44 @@ 
				pins = "GPIO_26", "GPIO_27";

				function = "uart2";

			};



			i2c_pins: i2c-pins {

				pins = "GPIO_14", "GPIO_15";

				function = "twi";

			};



			i2c2_pins: i2c2-pins {

				pins = "GPIO_28", "GPIO_29";

				function = "twi2";

			};

		};



		i2c0: i2c@600101000 {

			compatible = "snps,designware-i2c";

			status = "disabled";

			pinctrl-0 = <&i2c_pins>;

			pinctrl-names = "default";

			reg = <0x6 0x00101000 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;

			i2c-sda-hold-time-ns = <300>;

			clock-frequency = <100000>;

			clocks = <&ahb_clk>;

		};



		i2c1: i2c@600103000 {

			compatible = "snps,designware-i2c";

			status = "disabled";

			pinctrl-0 = <&i2c2_pins>;

			pinctrl-names = "default";

			reg = <0x6 0x00103000 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;

			i2c-sda-hold-time-ns = <300>;

			clock-frequency = <100000>;

			clocks = <&ahb_clk>;

		};

	};

};

arch/arm64/boot/dts/microchip/sparx5_pcb125.dts

+4 −0
Original line number Diff line number Diff line
@@ -15,3 +15,7 @@ 
		reg = <0x00000000 0x00000000 0x10000000>;

	};

};



&i2c1 {

	status = "okay";

};

arch/arm64/boot/dts/microchip/sparx5_pcb134_board.dtsi

+237 −0
Original line number Diff line number Diff line
@@ -7,9 +7,246 @@ 
#include "sparx5_pcb_common.dtsi"



/{

	aliases {

	    i2c0   = &i2c0;

	    i2c100 = &i2c100;

	    i2c101 = &i2c101;

	    i2c102 = &i2c102;

	    i2c103 = &i2c103;

	    i2c104 = &i2c104;

	    i2c105 = &i2c105;

	    i2c106 = &i2c106;

	    i2c107 = &i2c107;

	    i2c108 = &i2c108;

	    i2c109 = &i2c109;

	    i2c110 = &i2c110;

	    i2c111 = &i2c111;

	    i2c112 = &i2c112;

	    i2c113 = &i2c113;

	    i2c114 = &i2c114;

	    i2c115 = &i2c115;

	    i2c116 = &i2c116;

	    i2c117 = &i2c117;

	    i2c118 = &i2c118;

	    i2c119 = &i2c119;

	};



	gpio-restart {

		compatible = "gpio-restart";

		gpios = <&gpio 37 GPIO_ACTIVE_LOW>;

		priority = <200>;

	};

};



&gpio {

	i2cmux_pins_i: i2cmux-pins-i {

	       pins = "GPIO_16", "GPIO_17", "GPIO_18", "GPIO_19",

		      "GPIO_20", "GPIO_22", "GPIO_36", "GPIO_35",

		      "GPIO_50", "GPIO_51", "GPIO_56", "GPIO_57";

		function = "twi_scl_m";

		output-low;

	};

	i2cmux_0: i2cmux-0 {

		pins = "GPIO_16";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_1: i2cmux-1 {

		pins = "GPIO_17";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_2: i2cmux-2 {

		pins = "GPIO_18";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_3: i2cmux-3 {

		pins = "GPIO_19";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_4: i2cmux-4 {

		pins = "GPIO_20";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_5: i2cmux-5 {

		pins = "GPIO_22";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_6: i2cmux-6 {

		pins = "GPIO_36";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_7: i2cmux-7 {

		pins = "GPIO_35";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_8: i2cmux-8 {

		pins = "GPIO_50";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_9: i2cmux-9 {

		pins = "GPIO_51";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_10: i2cmux-10 {

		pins = "GPIO_56";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_11: i2cmux-11 {

		pins = "GPIO_57";

		function = "twi_scl_m";

		output-high;

	};

};



&axi {

	i2c0_imux: i2c0-imux@0 {

		compatible = "i2c-mux-pinctrl";

		#address-cells = <1>;

		#size-cells = <0>;

		i2c-parent = <&i2c0>;

	};

	i2c0_emux: i2c0-emux@0 {

		compatible = "i2c-mux-gpio";

		#address-cells = <1>;

		#size-cells = <0>;

		i2c-parent = <&i2c0>;

	};

};



&i2c0_imux {

	pinctrl-names =

		"i2c100", "i2c101", "i2c102", "i2c103",

		"i2c104", "i2c105", "i2c106", "i2c107",

		"i2c108", "i2c109", "i2c110", "i2c111", "idle";

	pinctrl-0 = <&i2cmux_0>;

	pinctrl-1 = <&i2cmux_1>;

	pinctrl-2 = <&i2cmux_2>;

	pinctrl-3 = <&i2cmux_3>;

	pinctrl-4 = <&i2cmux_4>;

	pinctrl-5 = <&i2cmux_5>;

	pinctrl-6 = <&i2cmux_6>;

	pinctrl-7 = <&i2cmux_7>;

	pinctrl-8 = <&i2cmux_8>;

	pinctrl-9 = <&i2cmux_9>;

	pinctrl-10 = <&i2cmux_10>;

	pinctrl-11 = <&i2cmux_11>;

	pinctrl-12 = <&i2cmux_pins_i>;

	i2c100: i2c_sfp1 {

		reg = <0x0>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c101: i2c_sfp2 {

		reg = <0x1>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c102: i2c_sfp3 {

		reg = <0x2>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c103: i2c_sfp4 {

		reg = <0x3>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c104: i2c_sfp5 {

		reg = <0x4>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c105: i2c_sfp6 {

		reg = <0x5>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c106: i2c_sfp7 {

		reg = <0x6>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c107: i2c_sfp8 {

		reg = <0x7>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c108: i2c_sfp9 {

		reg = <0x8>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c109: i2c_sfp10 {

		reg = <0x9>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c110: i2c_sfp11 {

		reg = <0xa>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c111: i2c_sfp12 {

		reg = <0xb>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

};



&i2c0_emux {

	mux-gpios = <&gpio 55 GPIO_ACTIVE_HIGH

		     &gpio 60 GPIO_ACTIVE_HIGH

		     &gpio 61 GPIO_ACTIVE_HIGH

		     &gpio 54 GPIO_ACTIVE_HIGH>;

	idle-state = <0x8>;

	i2c112: i2c_sfp13 {

		reg = <0x0>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c113: i2c_sfp14 {

		reg = <0x1>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c114: i2c_sfp15 {

		reg = <0x2>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c115: i2c_sfp16 {

		reg = <0x3>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c116: i2c_sfp17 {

		reg = <0x4>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c117: i2c_sfp18 {

		reg = <0x5>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c118: i2c_sfp19 {

		reg = <0x6>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c119: i2c_sfp20 {

		reg = <0x7>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

};

arch/arm64/boot/dts/microchip/sparx5_pcb135_board.dtsi

+77 −0
Original line number Diff line number Diff line
@@ -7,9 +7,86 @@ 
#include "sparx5_pcb_common.dtsi"



/{

	aliases {

	    i2c0   = &i2c0;

	    i2c152 = &i2c152;

	    i2c153 = &i2c153;

	    i2c154 = &i2c154;

	    i2c155 = &i2c155;

	};



	gpio-restart {

		compatible = "gpio-restart";

		gpios = <&gpio 37 GPIO_ACTIVE_LOW>;

		priority = <200>;

	};

};



&gpio {

	i2cmux_pins_i: i2cmux-pins-i {

	       pins = "GPIO_35", "GPIO_36",

		      "GPIO_50", "GPIO_51";

		function = "twi_scl_m";

		output-low;

	};

	i2cmux_s29: i2cmux-0 {

		pins = "GPIO_35";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_s30: i2cmux-1 {

		pins = "GPIO_36";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_s31: i2cmux-2 {

		pins = "GPIO_50";

		function = "twi_scl_m";

		output-high;

	};

	i2cmux_s32: i2cmux-3 {

		pins = "GPIO_51";

		function = "twi_scl_m";

		output-high;

	};

};



&axi {

	i2c0_imux: i2c0-imux@0 {

		compatible = "i2c-mux-pinctrl";

		#address-cells = <1>;

		#size-cells = <0>;

		i2c-parent = <&i2c0>;

	};

};



&i2c0_imux {

	pinctrl-names =

		"i2c152", "i2c153", "i2c154", "i2c155",

		"idle";

	pinctrl-0 = <&i2cmux_s29>;

	pinctrl-1 = <&i2cmux_s30>;

	pinctrl-2 = <&i2cmux_s31>;

	pinctrl-3 = <&i2cmux_s32>;

	pinctrl-4 = <&i2cmux_pins_i>;

	i2c152: i2c_sfp1 {

		reg = <0x0>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c153: i2c_sfp2 {

		reg = <0x1>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c154: i2c_sfp3 {

		reg = <0x2>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

	i2c155: i2c_sfp4 {

		reg = <0x3>;

		#address-cells = <1>;

		#size-cells = <0>;

	};

};

arch/arm64/boot/dts/microchip/sparx5_pcb_common.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -13,3 +13,7 @@ 
&uart1 {

	status = "okay";

};



&i2c0 {

	status = "okay";

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE