Commit 609b8272 authored by Aya Levin's avatar Aya Levin Committed by Saeed Mahameed
Browse files

net/mlx5: Expose resource dump register mapping 



Add new register enumeration for resource dump. Add layout mapping for
resource dump: access command and response.

Signed-off-by: default avatarAya Levin <ayal@mellanox.com>
Reviewed-by: default avatarMoshe Shemesh <moshe@mellanox.com>
Signed-off-by: default avatarSaeed Mahameed <saeedm@mellanox.com>
parent bab58ba1

include/linux/mlx5/driver.h

+1 −0
Original line number Diff line number Diff line
@@ -146,6 +146,7 @@ enum { 
	MLX5_REG_MCDA		 = 0x9063,

	MLX5_REG_MCAM		 = 0x907f,

	MLX5_REG_MIRC		 = 0x9162,

	MLX5_REG_RESOURCE_DUMP   = 0xC000,

};



enum mlx5_qpts_trust_state {

include/linux/mlx5/mlx5_ifc.h

+129 −1
Original line number Diff line number Diff line
@@ -823,7 +823,9 @@ struct mlx5_ifc_qos_cap_bits { 
struct mlx5_ifc_debug_cap_bits {

	u8         core_dump_general[0x1];

	u8         core_dump_qp[0x1];

	u8         reserved_at_2[0x1e];

	u8         reserved_at_2[0x7];

	u8         resource_dump[0x1];

	u8         reserved_at_a[0x16];



	u8         reserved_at_20[0x2];

	u8         stall_detect[0x1];
@@ -1767,6 +1769,132 @@ struct mlx5_ifc_resize_field_select_bits { 
	u8         resize_field_select[0x20];

};



struct mlx5_ifc_resource_dump_bits {

	u8         more_dump[0x1];

	u8         inline_dump[0x1];

	u8         reserved_at_2[0xa];

	u8         seq_num[0x4];

	u8         segment_type[0x10];



	u8         reserved_at_20[0x10];

	u8         vhca_id[0x10];



	u8         index1[0x20];



	u8         index2[0x20];



	u8         num_of_obj1[0x10];

	u8         num_of_obj2[0x10];



	u8         reserved_at_a0[0x20];



	u8         device_opaque[0x40];



	u8         mkey[0x20];



	u8         size[0x20];



	u8         address[0x40];



	u8         inline_data[52][0x20];

};



struct mlx5_ifc_resource_dump_menu_record_bits {

	u8         reserved_at_0[0x4];

	u8         num_of_obj2_supports_active[0x1];

	u8         num_of_obj2_supports_all[0x1];

	u8         must_have_num_of_obj2[0x1];

	u8         support_num_of_obj2[0x1];

	u8         num_of_obj1_supports_active[0x1];

	u8         num_of_obj1_supports_all[0x1];

	u8         must_have_num_of_obj1[0x1];

	u8         support_num_of_obj1[0x1];

	u8         must_have_index2[0x1];

	u8         support_index2[0x1];

	u8         must_have_index1[0x1];

	u8         support_index1[0x1];

	u8         segment_type[0x10];



	u8         segment_name[4][0x20];



	u8         index1_name[4][0x20];



	u8         index2_name[4][0x20];

};



struct mlx5_ifc_resource_dump_segment_header_bits {

	u8         length_dw[0x10];

	u8         segment_type[0x10];

};



struct mlx5_ifc_resource_dump_command_segment_bits {

	struct mlx5_ifc_resource_dump_segment_header_bits segment_header;



	u8         segment_called[0x10];

	u8         vhca_id[0x10];



	u8         index1[0x20];



	u8         index2[0x20];



	u8         num_of_obj1[0x10];

	u8         num_of_obj2[0x10];

};



struct mlx5_ifc_resource_dump_error_segment_bits {

	struct mlx5_ifc_resource_dump_segment_header_bits segment_header;



	u8         reserved_at_20[0x10];

	u8         syndrome_id[0x10];



	u8         reserved_at_40[0x40];



	u8         error[8][0x20];

};



struct mlx5_ifc_resource_dump_info_segment_bits {

	struct mlx5_ifc_resource_dump_segment_header_bits segment_header;



	u8         reserved_at_20[0x18];

	u8         dump_version[0x8];



	u8         hw_version[0x20];



	u8         fw_version[0x20];

};



struct mlx5_ifc_resource_dump_menu_segment_bits {

	struct mlx5_ifc_resource_dump_segment_header_bits segment_header;



	u8         reserved_at_20[0x10];

	u8         num_of_records[0x10];



	struct mlx5_ifc_resource_dump_menu_record_bits record[0];

};



struct mlx5_ifc_resource_dump_resource_segment_bits {

	struct mlx5_ifc_resource_dump_segment_header_bits segment_header;



	u8         reserved_at_20[0x20];



	u8         index1[0x20];



	u8         index2[0x20];



	u8         payload[0][0x20];

};



struct mlx5_ifc_resource_dump_terminate_segment_bits {

	struct mlx5_ifc_resource_dump_segment_header_bits segment_header;

};



struct mlx5_ifc_menu_resource_dump_response_bits {

	struct mlx5_ifc_resource_dump_info_segment_bits info;

	struct mlx5_ifc_resource_dump_command_segment_bits cmd;

	struct mlx5_ifc_resource_dump_menu_segment_bits menu;

	struct mlx5_ifc_resource_dump_terminate_segment_bits terminate;

};



enum {

	MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_PERIOD     = 0x1,

	MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_MAX_COUNT  = 0x2,

CRA Git | Maintained and supported by SUSTech CRA and CCSE