Commit 601aeed3 authored by Vivien Didelot's avatar Vivien Didelot Committed by David S. Miller
Browse files

net: dsa: mv88e6xxx: fix port egress flooding mode 



The Marvell switch ports can be configured to allow or prevent egress of
frames with an unknown unicast or multicast destination address.

Some switch chips such as 88E6095 and 88E6185 have two disjoint bits in
Port Control Register (0x04) bit 2 "Forward Unknown" (for unicast) and
Port Control 2 Register (0x08) bit 6 "Default Forward" (for multicast).

Other chips such as 88E6085, 88E6123, 88E6352, and 88E6390 have a 2-bit
value in Port Control Register (0x04) bits 3:2 "EgressFloods".

The current code does not fully implement the disjoint bits variant and
assigns incorrect ones to some chip models. Fix that with two
implementation references (6185 and 6352 that I currently have) of a
port_set_egress_floods operation (as named in datasheets).

Old chips such as 88E6060 don't have egress flooding mode, so don't
error out if the operation is not provided.

Signed-off-by: default avatarVivien Didelot <vivien.didelot@savoirfairelinux.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 4314557c

drivers/net/dsa/mv88e6xxx/chip.c

+38 −65
Original line number Diff line number Diff line
@@ -2261,28 +2261,23 @@ static int mv88e6xxx_setup_port_mode(struct mv88e6xxx_chip *chip, int port) 
	return -EINVAL;

}



static int mv88e6xxx_setup_port_dsa(struct mv88e6xxx_chip *chip, int port,

				    int upstream_port)

static int mv88e6xxx_setup_message_port(struct mv88e6xxx_chip *chip, int port)

{

	return chip->info->ops->port_set_egress_unknowns(

		chip, port, port == upstream_port);

}

	bool message = dsa_is_dsa_port(chip->ds, port);



static int mv88e6xxx_setup_port_cpu(struct mv88e6xxx_chip *chip, int port)

{

	return chip->info->ops->port_set_egress_unknowns(chip, port, true);

	return mv88e6xxx_port_set_message_port(chip, port, message);

}



static int mv88e6xxx_setup_port_normal(struct mv88e6xxx_chip *chip, int port)

static int mv88e6xxx_setup_egress_floods(struct mv88e6xxx_chip *chip, int port)

{

	return chip->info->ops->port_set_egress_unknowns(chip, port, false);

}

	bool flood = port == dsa_upstream_port(chip->ds);



static int mv88e6xxx_setup_message_port(struct mv88e6xxx_chip *chip, int port)

{

	bool message = dsa_is_dsa_port(chip->ds, port);

	/* Upstream ports flood frames with unknown unicast or multicast DA */

	if (chip->info->ops->port_set_egress_floods)

		return chip->info->ops->port_set_egress_floods(chip, port,

							       flood, flood);



	return mv88e6xxx_port_set_message_port(chip, port, message);

	return 0;

}



static int mv88e6xxx_setup_port(struct mv88e6xxx_chip *chip, int port)
@@ -2327,18 +2322,11 @@ static int mv88e6xxx_setup_port(struct mv88e6xxx_chip *chip, int port) 
	if (err)

		return err;



	if (dsa_is_cpu_port(ds, port)) {

		err = mv88e6xxx_setup_port_cpu(chip, port);

	} else if (dsa_is_dsa_port(ds, port)) {

		err = mv88e6xxx_setup_port_dsa(chip, port,

					       dsa_upstream_port(ds));

	} else {

		err = mv88e6xxx_setup_port_normal(chip, port);

	}

	err = mv88e6xxx_setup_port_mode(chip, port);

	if (err)

		return err;



	err = mv88e6xxx_setup_port_mode(chip, port);

	err = mv88e6xxx_setup_egress_floods(chip, port);

	if (err)

		return err;
@@ -2847,7 +2835,7 @@ static const struct mv88e6xxx_ops mv88e6085_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,

	.port_pause_config = mv88e6097_port_pause_config,
@@ -2873,7 +2861,7 @@ static const struct mv88e6xxx_ops mv88e6095_ops = { 
	.port_set_duplex = mv88e6xxx_port_set_duplex,

	.port_set_speed = mv88e6185_port_set_speed,

	.port_set_frame_mode = mv88e6085_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6095_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6185_port_set_egress_floods,

	.port_set_upstream_port = mv88e6095_port_set_upstream_port,

	.stats_snapshot = mv88e6xxx_g1_stats_snapshot,

	.stats_get_sset_count = mv88e6095_stats_get_sset_count,
@@ -2895,7 +2883,7 @@ static const struct mv88e6xxx_ops mv88e6097_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6095_port_egress_rate_limiting,
@@ -2920,7 +2908,7 @@ static const struct mv88e6xxx_ops mv88e6123_ops = { 
	.port_set_duplex = mv88e6xxx_port_set_duplex,

	.port_set_speed = mv88e6185_port_set_speed,

	.port_set_frame_mode = mv88e6085_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6085_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.stats_snapshot = mv88e6xxx_g1_stats_snapshot,

	.stats_get_sset_count = mv88e6095_stats_get_sset_count,

	.stats_get_strings = mv88e6095_stats_get_strings,
@@ -2942,7 +2930,7 @@ static const struct mv88e6xxx_ops mv88e6131_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6095_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6185_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_set_upstream_port = mv88e6095_port_set_upstream_port,

	.port_jumbo_config = mv88e6165_port_jumbo_config,
@@ -2971,7 +2959,7 @@ static const struct mv88e6xxx_ops mv88e6161_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3017,7 +3005,7 @@ static const struct mv88e6xxx_ops mv88e6171_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3046,7 +3034,7 @@ static const struct mv88e6xxx_ops mv88e6172_ops = { 
	.port_set_speed = mv88e6352_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3073,7 +3061,7 @@ static const struct mv88e6xxx_ops mv88e6175_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3102,7 +3090,7 @@ static const struct mv88e6xxx_ops mv88e6176_ops = { 
	.port_set_speed = mv88e6352_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3127,7 +3115,7 @@ static const struct mv88e6xxx_ops mv88e6185_ops = { 
	.port_set_duplex = mv88e6xxx_port_set_duplex,

	.port_set_speed = mv88e6185_port_set_speed,

	.port_set_frame_mode = mv88e6085_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6095_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6185_port_set_egress_floods,

	.port_egress_rate_limiting = mv88e6095_port_egress_rate_limiting,

	.port_set_upstream_port = mv88e6095_port_set_upstream_port,

	.stats_snapshot = mv88e6xxx_g1_stats_snapshot,
@@ -3156,7 +3144,7 @@ static const struct mv88e6xxx_ops mv88e6190_ops = { 
	.port_set_speed = mv88e6390_port_set_speed,

	.port_tag_remap = mv88e6390_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_pause_config = mv88e6390_port_pause_config,

	.stats_snapshot = mv88e6390_g1_stats_snapshot,
@@ -3184,7 +3172,7 @@ static const struct mv88e6xxx_ops mv88e6190x_ops = { 
	.port_set_speed = mv88e6390x_port_set_speed,

	.port_tag_remap = mv88e6390_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_pause_config = mv88e6390_port_pause_config,

	.stats_snapshot = mv88e6390_g1_stats_snapshot,
@@ -3212,7 +3200,7 @@ static const struct mv88e6xxx_ops mv88e6191_ops = { 
	.port_set_speed = mv88e6390_port_set_speed,

	.port_tag_remap = mv88e6390_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_pause_config = mv88e6390_port_pause_config,

	.stats_snapshot = mv88e6390_g1_stats_snapshot,
@@ -3240,7 +3228,7 @@ static const struct mv88e6xxx_ops mv88e6240_ops = { 
	.port_set_speed = mv88e6352_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3269,7 +3257,7 @@ static const struct mv88e6xxx_ops mv88e6290_ops = { 
	.port_set_speed = mv88e6390_port_set_speed,

	.port_tag_remap = mv88e6390_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_pause_config = mv88e6390_port_pause_config,

	.port_set_cmode = mv88e6390x_port_set_cmode,
@@ -3297,7 +3285,7 @@ static const struct mv88e6xxx_ops mv88e6320_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3324,7 +3312,7 @@ static const struct mv88e6xxx_ops mv88e6321_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3349,7 +3337,7 @@ static const struct mv88e6xxx_ops mv88e6350_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3376,7 +3364,7 @@ static const struct mv88e6xxx_ops mv88e6351_ops = { 
	.port_set_speed = mv88e6185_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3405,7 +3393,7 @@ static const struct mv88e6xxx_ops mv88e6352_ops = { 
	.port_set_speed = mv88e6352_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3434,7 +3422,7 @@ static const struct mv88e6xxx_ops mv88e6141_ops = { 
	.port_set_speed = mv88e6390_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3463,7 +3451,7 @@ static const struct mv88e6xxx_ops mv88e6341_ops = { 
	.port_set_speed = mv88e6390_port_set_speed,

	.port_tag_remap = mv88e6095_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3492,7 +3480,7 @@ static const struct mv88e6xxx_ops mv88e6390_ops = { 
	.port_set_speed = mv88e6390_port_set_speed,

	.port_tag_remap = mv88e6390_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3523,7 +3511,7 @@ static const struct mv88e6xxx_ops mv88e6390x_ops = { 
	.port_set_speed = mv88e6390x_port_set_speed,

	.port_tag_remap = mv88e6390_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_jumbo_config = mv88e6165_port_jumbo_config,

	.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
@@ -3553,7 +3541,7 @@ static const struct mv88e6xxx_ops mv88e6391_ops = { 
	.port_set_speed = mv88e6390_port_set_speed,

	.port_tag_remap = mv88e6390_port_tag_remap,

	.port_set_frame_mode = mv88e6351_port_set_frame_mode,

	.port_set_egress_unknowns = mv88e6351_port_set_egress_unknowns,

	.port_set_egress_floods = mv88e6352_port_set_egress_floods,

	.port_set_ether_type = mv88e6351_port_set_ether_type,

	.port_pause_config = mv88e6390_port_pause_config,

	.stats_snapshot = mv88e6390_g1_stats_snapshot,
@@ -3568,17 +3556,6 @@ static const struct mv88e6xxx_ops mv88e6391_ops = { 
	.reset = mv88e6352_g1_reset,

};



static int mv88e6xxx_verify_madatory_ops(struct mv88e6xxx_chip *chip,

					 const struct mv88e6xxx_ops *ops)

{

	if (!ops->port_set_egress_unknowns) {

		dev_err(chip->dev, "Missing port_set_egress_mode");

		return -EINVAL;

	}



	return 0;

}



static const struct mv88e6xxx_info mv88e6xxx_table[] = {

	[MV88E6085] = {

		.prod_num = PORT_SWITCH_ID_PROD_NUM_6085,
@@ -4269,10 +4246,6 @@ static int mv88e6xxx_probe(struct mdio_device *mdiodev) 


	chip->info = compat_info;



	err = mv88e6xxx_verify_madatory_ops(chip, chip->info->ops);

	if (err)

		return err;



	err = mv88e6xxx_smi_init(chip, mdiodev->bus, mdiodev->addr);

	if (err)

		return err;

drivers/net/dsa/mv88e6xxx/mv88e6xxx.h

+7 −8
Original line number Diff line number Diff line
@@ -132,12 +132,12 @@ 
#define PORT_CONTROL_TAG_IF_BOTH	BIT(6)

#define PORT_CONTROL_USE_IP		BIT(5)

#define PORT_CONTROL_USE_TAG		BIT(4)

#define PORT_CONTROL_FORWARD_UNKNOWN_MC	BIT(3)

#define PORT_CONTROL_FORWARD_UNKNOWN	BIT(2)

#define PORT_CONTROL_NOT_EGRESS_UNKNOWN_DA		(0x0 << 2)

#define PORT_CONTROL_NOT_EGRESS_UNKNOWN_MULTICAST_DA	(0x1 << 2)

#define PORT_CONTROL_NOT_EGRESS_UNKNOWN_UNITCAST_DA	(0x2 << 2)

#define PORT_CONTROL_EGRESS_ALL_UNKNOWN_DA		(0x3 << 2)

#define PORT_CONTROL_EGRESS_FLOODS_MASK			(0x3 << 2)

#define PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_DA	(0x0 << 2)

#define PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_MC_DA	(0x1 << 2)

#define PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_UC_DA	(0x2 << 2)

#define PORT_CONTROL_EGRESS_FLOODS_ALL_UNKNOWN_DA	(0x3 << 2)

#define PORT_CONTROL_STATE_MASK		0x03

#define PORT_CONTROL_STATE_DISABLED	0x00

#define PORT_CONTROL_STATE_BLOCKING	0x01
@@ -167,7 +167,6 @@ 
#define PORT_CONTROL_2_DISCARD_UNTAGGED	BIT(8)

#define PORT_CONTROL_2_MAP_DA		BIT(7)

#define PORT_CONTROL_2_DEFAULT_FORWARD	BIT(6)

#define PORT_CONTROL_2_FORWARD_UNKNOWN	BIT(6)

#define PORT_CONTROL_2_EGRESS_MONITOR	BIT(5)

#define PORT_CONTROL_2_INGRESS_MONITOR	BIT(4)

#define PORT_CONTROL_2_UPSTREAM_MASK	0x0f
@@ -864,8 +863,8 @@ struct mv88e6xxx_ops { 


	int (*port_set_frame_mode)(struct mv88e6xxx_chip *chip, int port,

				   enum mv88e6xxx_frame_mode mode);

	int (*port_set_egress_unknowns)(struct mv88e6xxx_chip *chip, int port,

					bool on);

	int (*port_set_egress_floods)(struct mv88e6xxx_chip *chip, int port,

				      bool unicast, bool multicast);

	int (*port_set_ether_type)(struct mv88e6xxx_chip *chip, int port,

				   u16 etype);

	int (*port_jumbo_config)(struct mv88e6xxx_chip *chip, int port);

drivers/net/dsa/mv88e6xxx/port.c

+31 −13
Original line number Diff line number Diff line
@@ -497,8 +497,8 @@ int mv88e6351_port_set_frame_mode(struct mv88e6xxx_chip *chip, int port, 
	return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg);

}



int mv88e6085_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port,

				       bool on)

static int mv88e6185_port_set_forward_unknown(struct mv88e6xxx_chip *chip,

					      int port, bool unicast)

{

	int err;

	u16 reg;
@@ -507,7 +507,7 @@ int mv88e6085_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port, 
	if (err)

		return err;



	if (on)

	if (unicast)

		reg |= PORT_CONTROL_FORWARD_UNKNOWN;

	else

		reg &= ~PORT_CONTROL_FORWARD_UNKNOWN;
@@ -515,8 +515,8 @@ int mv88e6085_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port, 
	return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg);

}



int mv88e6351_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port,

				       bool on)

int mv88e6352_port_set_egress_floods(struct mv88e6xxx_chip *chip, int port,

				     bool unicast, bool multicast)

{

	int err;

	u16 reg;
@@ -525,10 +525,16 @@ int mv88e6351_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port, 
	if (err)

		return err;



	if (on)

		reg |= PORT_CONTROL_EGRESS_ALL_UNKNOWN_DA;

	reg &= ~PORT_CONTROL_EGRESS_FLOODS_MASK;



	if (unicast && multicast)

		reg |= PORT_CONTROL_EGRESS_FLOODS_ALL_UNKNOWN_DA;

	else if (unicast)

		reg |= PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_MC_DA;

	else if (multicast)

		reg |= PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_UC_DA;

	else

		reg &= ~PORT_CONTROL_EGRESS_ALL_UNKNOWN_DA;

		reg |= PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_DA;



	return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg);

}
@@ -690,8 +696,8 @@ static const char * const mv88e6xxx_port_8021q_mode_names[] = { 
	[PORT_CONTROL_2_8021Q_SECURE] = "Secure",

};



int mv88e6095_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port,

				       bool on)

static int mv88e6185_port_set_default_forward(struct mv88e6xxx_chip *chip,

					      int port, bool multicast)

{

	int err;

	u16 reg;
@@ -700,14 +706,26 @@ int mv88e6095_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port, 
	if (err)

		return err;



	if (on)

		reg |= PORT_CONTROL_2_FORWARD_UNKNOWN;

	if (multicast)

		reg |= PORT_CONTROL_2_DEFAULT_FORWARD;

	else

		reg &= ~PORT_CONTROL_2_FORWARD_UNKNOWN;

		reg &= ~PORT_CONTROL_2_DEFAULT_FORWARD;



	return mv88e6xxx_port_write(chip, port, PORT_CONTROL_2, reg);

}



int mv88e6185_port_set_egress_floods(struct mv88e6xxx_chip *chip, int port,

				     bool unicast, bool multicast)

{

	int err;



	err = mv88e6185_port_set_forward_unknown(chip, port, unicast);

	if (err)

		return err;



	return mv88e6185_port_set_default_forward(chip, port, multicast);

}



int mv88e6095_port_set_upstream_port(struct mv88e6xxx_chip *chip, int port,

				     int upstream_port)

{

drivers/net/dsa/mv88e6xxx/port.h

+4 −6
Original line number Diff line number Diff line
@@ -56,12 +56,10 @@ int mv88e6085_port_set_frame_mode(struct mv88e6xxx_chip *chip, int port, 
				  enum mv88e6xxx_frame_mode mode);

int mv88e6351_port_set_frame_mode(struct mv88e6xxx_chip *chip, int port,

				  enum mv88e6xxx_frame_mode mode);

int mv88e6085_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port,

				       bool on);

int mv88e6095_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port,

				       bool on);

int mv88e6351_port_set_egress_unknowns(struct mv88e6xxx_chip *chip, int port,

				       bool on);

int mv88e6185_port_set_egress_floods(struct mv88e6xxx_chip *chip, int port,

				     bool unicast, bool multicast);

int mv88e6352_port_set_egress_floods(struct mv88e6xxx_chip *chip, int port,

				     bool unicast, bool multicast);

int mv88e6351_port_set_ether_type(struct mv88e6xxx_chip *chip, int port,

				  u16 etype);

int mv88e6xxx_port_set_message_port(struct mv88e6xxx_chip *chip, int port,

CRA Git | Maintained and supported by SUSTech CRA and CCSE