Commit 5ff48887 authored by Stephen Warren's avatar Stephen Warren
Browse files

ARM: dt: tegra: format regs properties consistently 



Place each reg "entry" on its own line, and wrap the whole list in
<> rather than each individual entry.

The convention chosen here is slightly arbitrary, but is not consistent
throughout all Tegra files.

Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
Acked-by: default avatarOlof Johansson <olof@lixom.net>
parent c44e438a

arch/arm/boot/dts/tegra20.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -13,8 +13,8 @@ 
		compatible = "arm,cortex-a9-gic";

		interrupt-controller;

		#interrupt-cells = <3>;

		reg = <0x50041000 0x1000>,

		      <0x50040100 0x0100>;

		reg = <0x50041000 0x1000

		       0x50040100 0x0100>;

	};



	pmu {

arch/arm/boot/dts/tegra30.dtsi

+4 −3
Original line number Diff line number Diff line
@@ -13,8 +13,8 @@ 
		compatible = "arm,cortex-a9-gic";

		interrupt-controller;

		#interrupt-cells = <3>;

		reg = <0x50041000 0x1000>,

		      <0x50040100 0x0100>;

		reg = <0x50041000 0x1000

		       0x50040100 0x0100>;

	};



	pmu {
@@ -186,7 +186,8 @@ 


	ahub {

		compatible = "nvidia,tegra30-ahub";

		reg = <0x70080000 0x200 0x70080200 0x100>;

		reg = <0x70080000 0x200

		       0x70080200 0x100>;

		interrupts = <0 103 0x04>;

		nvidia,dma-request-selector = <&apbdma 1>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE