Commit 5d65cab6 authored by James Zhu's avatar James Zhu Committed by Alex Deucher
Browse files

drm/amdgpu/vcn:Always gate vcn block during hw finishing 



Under Dynamic Power Gate mode, UVD_STATUS needn't be checked.

Signed-off-by: default avatarJames Zhu <James.Zhu@amd.com>
Acked-by: default avatarLeo Liu <leo.liu@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent f9872f10

drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c

+2 −1
Original line number Diff line number Diff line
@@ -214,7 +214,8 @@ static int vcn_v1_0_hw_fini(void *handle) 
	struct amdgpu_device *adev = (struct amdgpu_device *)handle;

	struct amdgpu_ring *ring = &adev->vcn.ring_dec;



	if (RREG32_SOC15(VCN, 0, mmUVD_STATUS))

	if ((adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) ||

		RREG32_SOC15(VCN, 0, mmUVD_STATUS))

		vcn_v1_0_set_powergating_state(adev, AMD_PG_STATE_GATE);



	ring->sched.ready = false;

CRA Git | Maintained and supported by SUSTech CRA and CCSE