Commit 5c184639 authored by Olivier Moysan's avatar Olivier Moysan Committed by Alexandre Torgue
Browse files

ARM: dts: stm32: add sai id registers to stm32mp157c 



Add identification registers to address range
of SAI DT parent node, for stm32mp157c.

Signed-off-by: default avatarOlivier Moysan <olivier.moysan@st.com>
Signed-off-by: default avatarAlexandre Torgue <alexandre.torgue@st.com>
parent 59713360

arch/arm/boot/dts/stm32mp157c.dtsi

+4 −4
Original line number Diff line number Diff line
@@ -746,7 +746,7 @@ 
			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x4400a000 0x400>;

			reg = <0x4400a000 0x4>;

			reg = <0x4400a000 0x4>, <0x4400a3f0 0x10>;

			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;

			resets = <&rcc SAI1_R>;

			status = "disabled";
@@ -778,7 +778,7 @@ 
			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x4400b000 0x400>;

			reg = <0x4400b000 0x4>;

			reg = <0x4400b000 0x4>, <0x4400b3f0 0x10>;

			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;

			resets = <&rcc SAI2_R>;

			status = "disabled";
@@ -809,7 +809,7 @@ 
			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x4400c000 0x400>;

			reg = <0x4400c000 0x4>;

			reg = <0x4400c000 0x4>, <0x4400c3f0 0x10>;

			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;

			resets = <&rcc SAI3_R>;

			status = "disabled";
@@ -1164,7 +1164,7 @@ 
			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x50027000 0x400>;

			reg = <0x50027000 0x4>;

			reg = <0x50027000 0x4>, <0x500273f0 0x10>;

			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;

			resets = <&rcc SAI4_R>;

			status = "disabled";

CRA Git | Maintained and supported by SUSTech CRA and CCSE