Commit 5b39601c authored by Prabhakar Kushwaha's avatar Prabhakar Kushwaha Committed by Shawn Guo
Browse files

arm64: dts: fsl: remove big-endian field from IFC controller 



As per IFC binding, Absence of "little-endian" field causes registers
access in big-endian mode.
So no need to set explicit big-endian field IFC node for LS1043A and
LS1046A.

Signed-off-by: default avatarPrabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Acked-by: default avatarLi Yang <leoyang.li@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 03444ad8

arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -3,6 +3,7 @@ 
 * Device Tree Include file for Freescale Layerscape-1043A family SoC.

 *

 * Copyright 2014-2015 Freescale Semiconductor, Inc.

 * Copyright 2018 NXP

 *

 * Mingkai Hu <Mingkai.hu@freescale.com>

 */
@@ -280,7 +281,6 @@ 
		ifc: ifc@1530000 {

			compatible = "fsl,ifc", "simple-bus";

			reg = <0x0 0x1530000 0x0 0x10000>;

			big-endian;

			interrupts = <0 43 0x4>;

		};

arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -3,6 +3,7 @@ 
 * Device Tree Include file for Freescale Layerscape-1046A family SoC.

 *

 * Copyright 2016 Freescale Semiconductor, Inc.

 * Copyright 2018 NXP

 *

 * Mingkai Hu <mingkai.hu@nxp.com>

 */
@@ -198,7 +199,6 @@ 
		ifc: ifc@1530000 {

			compatible = "fsl,ifc", "simple-bus";

			reg = <0x0 0x1530000 0x0 0x10000>;

			big-endian;

			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;

		};

CRA Git | Maintained and supported by SUSTech CRA and CCSE