Commit 5a031086 authored by Jack Morgenstein's avatar Jack Morgenstein Committed by David S. Miller
Browse files

net/mlx4_core: Adjust command timeouts to conform to the firmware spec 



The firmware spec states that the timeout for all commands should be 60 seconds.

In the past, the spec indicated that there were several classes of timeout
(short, medium, and long).  The driver has these different timeout classes.
We leave the class differentiation in the driver as-is (to protect against any
future spec changes), but set the timeout for all classes to be 60 seconds.

In addition, we fix a few commands which had hard-coded numeric timeouts specified.

Signed-off-by: default avatarJack Morgenstein <jackm@dev.mellanox.co.il>
Signed-off-by: default avatarAmir Vadai <amirv@mellanox.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 772103e6

drivers/net/ethernet/mellanox/mlx4/fw.c

+10 −9
Original line number Diff line number Diff line
@@ -1774,8 +1774,8 @@ int mlx4_INIT_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param) 
		MLX4_PUT(inbox, parser_params,	INIT_HCA_VXLAN_OFFSET);

	}



	err = mlx4_cmd(dev, mailbox->dma, 0, 0, MLX4_CMD_INIT_HCA, 10000,

		       MLX4_CMD_NATIVE);

	err = mlx4_cmd(dev, mailbox->dma, 0, 0, MLX4_CMD_INIT_HCA,

		       MLX4_CMD_TIME_CLASS_C, MLX4_CMD_NATIVE);



	if (err)

		mlx4_err(dev, "INIT_HCA returns %d\n", err);
@@ -2029,7 +2029,7 @@ int mlx4_CLOSE_PORT_wrapper(struct mlx4_dev *dev, int slave, 
	if (dev->caps.port_mask[port] != MLX4_PORT_TYPE_IB) {

		if (priv->mfunc.master.init_port_ref[port] == 1) {

			err = mlx4_cmd(dev, 0, port, 0, MLX4_CMD_CLOSE_PORT,

				       1000, MLX4_CMD_NATIVE);

				       MLX4_CMD_TIME_CLASS_A, MLX4_CMD_NATIVE);

			if (err)

				return err;

		}
@@ -2040,7 +2040,7 @@ int mlx4_CLOSE_PORT_wrapper(struct mlx4_dev *dev, int slave, 
			if (!priv->mfunc.master.qp0_state[port].qp0_active &&

			    priv->mfunc.master.qp0_state[port].port_active) {

				err = mlx4_cmd(dev, 0, port, 0, MLX4_CMD_CLOSE_PORT,

					       1000, MLX4_CMD_NATIVE);

					       MLX4_CMD_TIME_CLASS_A, MLX4_CMD_NATIVE);

				if (err)

					return err;

				priv->mfunc.master.slave_state[slave].init_port_mask &= ~(1 << port);
@@ -2055,15 +2055,15 @@ int mlx4_CLOSE_PORT_wrapper(struct mlx4_dev *dev, int slave, 


int mlx4_CLOSE_PORT(struct mlx4_dev *dev, int port)

{

	return mlx4_cmd(dev, 0, port, 0, MLX4_CMD_CLOSE_PORT, 1000,

			MLX4_CMD_WRAPPED);

	return mlx4_cmd(dev, 0, port, 0, MLX4_CMD_CLOSE_PORT,

			MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED);

}

EXPORT_SYMBOL_GPL(mlx4_CLOSE_PORT);



int mlx4_CLOSE_HCA(struct mlx4_dev *dev, int panic)

{

	return mlx4_cmd(dev, 0, 0, panic, MLX4_CMD_CLOSE_HCA, 1000,

			MLX4_CMD_NATIVE);

	return mlx4_cmd(dev, 0, 0, panic, MLX4_CMD_CLOSE_HCA,

			MLX4_CMD_TIME_CLASS_C, MLX4_CMD_NATIVE);

}



struct mlx4_config_dev {
@@ -2202,7 +2202,8 @@ int mlx4_SET_ICM_SIZE(struct mlx4_dev *dev, u64 icm_size, u64 *aux_pages) 
int mlx4_NOP(struct mlx4_dev *dev)

{

	/* Input modifier of 0x1f means "finish as soon as possible." */

	return mlx4_cmd(dev, 0, 0x1f, 0, MLX4_CMD_NOP, 100, MLX4_CMD_NATIVE);

	return mlx4_cmd(dev, 0, 0x1f, 0, MLX4_CMD_NOP, MLX4_CMD_TIME_CLASS_A,

			MLX4_CMD_NATIVE);

}



int mlx4_get_phys_port_id(struct mlx4_dev *dev)

drivers/net/ethernet/mellanox/mlx4/mr.c

+2 −2
Original line number Diff line number Diff line
@@ -1155,7 +1155,7 @@ EXPORT_SYMBOL_GPL(mlx4_fmr_free); 


int mlx4_SYNC_TPT(struct mlx4_dev *dev)

{

	return mlx4_cmd(dev, 0, 0, 0, MLX4_CMD_SYNC_TPT, 1000,

			MLX4_CMD_NATIVE);

	return mlx4_cmd(dev, 0, 0, 0, MLX4_CMD_SYNC_TPT,

			MLX4_CMD_TIME_CLASS_A, MLX4_CMD_NATIVE);

}

EXPORT_SYMBOL_GPL(mlx4_SYNC_TPT);

include/linux/mlx4/cmd.h

+3 −3
Original line number Diff line number Diff line
@@ -165,9 +165,9 @@ enum { 
};



enum {

	MLX4_CMD_TIME_CLASS_A	= 10000,

	MLX4_CMD_TIME_CLASS_B	= 10000,

	MLX4_CMD_TIME_CLASS_C	= 10000,

	MLX4_CMD_TIME_CLASS_A	= 60000,

	MLX4_CMD_TIME_CLASS_B	= 60000,

	MLX4_CMD_TIME_CLASS_C	= 60000,

};



enum {

CRA Git | Maintained and supported by SUSTech CRA and CCSE