Commit 59cf1496 authored by Anson Huang's avatar Anson Huang Committed by Shawn Guo
Browse files

ARM: dts: imx7ulp: Move usdhc clocks assignment to board DT 



usdhc's clock rate is different according to different devices
connected, so clock rate assignment should be placed in board
DT according to different devices connected on each usdhc port.

Signed-off-by: default avatarAnson Huang <Anson.Huang@nxp.com>
Reviewed-by: default avatarAbel Vesa <abel.vesa@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent f2c03b89

arch/arm/boot/dts/imx7ulp-evk.dts

+2 −0
Original line number Diff line number Diff line
@@ -77,6 +77,8 @@ 
};



&usdhc0 {

	assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;

	assigned-clock-parents = <&scg1 IMX7ULP_CLK_NIC1_DIV>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_usdhc0>;

	cd-gpios = <&gpio_ptc 10 GPIO_ACTIVE_LOW>;

arch/arm/boot/dts/imx7ulp.dtsi

+0 −4
Original line number Diff line number Diff line
@@ -223,8 +223,6 @@ 
				 <&scg1 IMX7ULP_CLK_NIC1_DIV>,

				 <&pcc2 IMX7ULP_CLK_USDHC0>;

			clock-names = "ipg", "ahb", "per";

			assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;

			assigned-clock-parents = <&scg1 IMX7ULP_CLK_NIC1_DIV>;

			bus-width = <4>;

			fsl,tuning-start-tap = <20>;

			fsl,tuning-step = <2>;
@@ -239,8 +237,6 @@ 
				 <&scg1 IMX7ULP_CLK_NIC1_DIV>,

				 <&pcc2 IMX7ULP_CLK_USDHC1>;

			clock-names = "ipg", "ahb", "per";

			assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC1>;

			assigned-clock-parents = <&scg1 IMX7ULP_CLK_NIC1_DIV>;

			bus-width = <4>;

			fsl,tuning-start-tap = <20>;

			fsl,tuning-step = <2>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE