Commit 59c7bcd4 authored by Eric Miao's avatar Eric Miao
Browse files

[ARM] pxa: add base PXA935 support due to CPUID change 



PXA935 has changed its implementor ID from Intel to Marvell, this
patch modifies arch/arm/boot/compressed/head.S and proc-xsc3.S to
support a smooth bootup.

Signed-off-by: default avatarEric Miao <eric.miao@marvell.com>
parent f1c6cd62

arch/arm/boot/compressed/head.S

+6 −0
Original line number Diff line number Diff line
@@ -624,6 +624,12 @@ proc_types: 
		b	__armv4_mmu_cache_off

		b	__armv4_mmu_cache_flush



		.word	0x56056930

		.word	0xff0ffff0		@ PXA935

		b	__armv4_mmu_cache_on

		b	__armv4_mmu_cache_off

		b	__armv4_mmu_cache_flush



		.word	0x56050000		@ Feroceon

		.word	0xff0f0000

		b	__armv4_mmu_cache_on

arch/arm/mm/proc-xsc3.S

+25 −0
Original line number Diff line number Diff line
@@ -481,3 +481,28 @@ __xsc3_proc_info: 
	.long	xsc3_mc_user_fns

	.long	xsc3_cache_fns

	.size	__xsc3_proc_info, . - __xsc3_proc_info



/* Note: PXA935 changed its implementor ID from Intel to Marvell */



	.type	__xsc3_pxa935_proc_info,#object

__xsc3_pxa935_proc_info:

	.long	0x56056000

	.long	0xffffe000

	.long	PMD_TYPE_SECT | \

		PMD_SECT_BUFFERABLE | \

		PMD_SECT_CACHEABLE | \

		PMD_SECT_AP_WRITE | \

		PMD_SECT_AP_READ

	.long	PMD_TYPE_SECT | \

		PMD_SECT_AP_WRITE | \

		PMD_SECT_AP_READ

	b	__xsc3_setup

	.long	cpu_arch_name

	.long	cpu_elf_name

	.long	HWCAP_SWP|HWCAP_HALF|HWCAP_THUMB|HWCAP_FAST_MULT|HWCAP_EDSP

	.long	cpu_xsc3_name

	.long	xsc3_processor_functions

	.long	v4wbi_tlb_fns

	.long	xsc3_mc_user_fns

	.long	xsc3_cache_fns

	.size	__xsc3_pxa935_proc_info, . - __xsc3_pxa935_proc_info

CRA Git | Maintained and supported by SUSTech CRA and CCSE