Commit 57f57201 authored by Tony Lindgren's avatar Tony Lindgren
Browse files

clk: ti: dra7: Drop idlest polling from IVA clkctrl clocks 



Similar to what we've done for IPU and DSP let's ignore the status bit
for the IVA clkctrl register.

The clkctrl status won't change unless the related rstctrl is deasserted,
and the rstctrl status won't change unless the clkctrl is enabled.

Cc: linux-clk@vger.kernel.org
Cc: Michael Turquette <mturquette@baylibre.com>
Cc: Stephen Boyd <sboyd@kernel.org>
Cc: Suman Anna <s-anna@ti.com>
Cc: Tero Kristo <t-kristo@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent fb0bf6aa

drivers/clk/ti/clk-7xx.c

+7 −0
Original line number Diff line number Diff line
@@ -252,6 +252,12 @@ static const struct omap_clkctrl_reg_data dra7_l3instr_clkctrl_regs[] __initcons 
	{ 0 },

};



static const struct omap_clkctrl_reg_data dra7_iva_clkctrl_regs[] __initconst = {

	{ DRA7_IVA_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, "dpll_iva_h12x2_ck" },

	{ DRA7_SL2IF_CLKCTRL, NULL, CLKF_HW_SUP, "dpll_iva_h12x2_ck" },

	{ 0 },

};



static const char * const dra7_dss_dss_clk_parents[] __initconst = {

	"dpll_per_h12x2_ck",

	NULL,
@@ -827,6 +833,7 @@ const struct omap_clkctrl_data dra7_clkctrl_data[] __initconst = { 
	{ 0x4a008c00, dra7_atl_clkctrl_regs },

	{ 0x4a008d20, dra7_l4cfg_clkctrl_regs },

	{ 0x4a008e20, dra7_l3instr_clkctrl_regs },

	{ 0x4a008f20, dra7_iva_clkctrl_regs },

	{ 0x4a009020, dra7_cam_clkctrl_regs },

	{ 0x4a009120, dra7_dss_clkctrl_regs },

	{ 0x4a009220, dra7_gpu_clkctrl_regs },

include/dt-bindings/clock/dra7.h

+4 −0
Original line number Diff line number Diff line
@@ -84,6 +84,10 @@ 
#define DRA7_L3_MAIN_2_CLKCTRL	DRA7_CLKCTRL_INDEX(0x20)

#define DRA7_L3_INSTR_CLKCTRL	DRA7_CLKCTRL_INDEX(0x28)



/* iva clocks */

#define DRA7_IVA_CLKCTRL	DRA7_CLKCTRL_INDEX(0x20)

#define DRA7_SL2IF_CLKCTRL	DRA7_CLKCTRL_INDEX(0x28)



/* dss clocks */

#define DRA7_DSS_CORE_CLKCTRL	DRA7_CLKCTRL_INDEX(0x20)

#define DRA7_BB2D_CLKCTRL	DRA7_CLKCTRL_INDEX(0x30)

CRA Git | Maintained and supported by SUSTech CRA and CCSE