Commit 56278c8f authored by Biju Das's avatar Biju Das Committed by Geert Uytterhoeven
Browse files

clk: renesas: r8a774b1: Add TMU clock

parent 0b9f1c2c
Loading
Loading
Loading
Loading
+5 −0
Original line number Diff line number Diff line
@@ -110,6 +110,11 @@ static const struct cpg_core_clk r8a774b1_core_clks[] __initconst = {
};

static const struct mssr_mod_clk r8a774b1_mod_clks[] __initconst = {
	DEF_MOD("tmu4",			 121,	R8A774B1_CLK_S0D6),
	DEF_MOD("tmu3",			 122,	R8A774B1_CLK_S3D2),
	DEF_MOD("tmu2",			 123,	R8A774B1_CLK_S3D2),
	DEF_MOD("tmu1",			 124,	R8A774B1_CLK_S3D2),
	DEF_MOD("tmu0",			 125,	R8A774B1_CLK_CP),
	DEF_MOD("fdp1-0",		 119,	R8A774B1_CLK_S0D1),
	DEF_MOD("scif5",		 202,	R8A774B1_CLK_S3D4),
	DEF_MOD("scif4",		 203,	R8A774B1_CLK_S3D4),