Commit 56163fcf authored by Catalin Marinas's avatar Catalin Marinas Committed by Russell King
Browse files

[ARM] armv7: add dedicated ARMv7 barrier instructions 



Starting with ARMv7, there are dedicated instruction for the ISB, DSB
and DMB barriers and there is no need to execute them as CP15
operations.

Signed-off-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent aaf83acb

include/asm-arm/system.h

+5 −1
Original line number Diff line number Diff line
@@ -158,7 +158,11 @@ extern unsigned int user_debug; 
#define vectors_high()	(0)

#endif



#if defined(CONFIG_CPU_XSC3) || __LINUX_ARM_ARCH__ >= 6

#if __LINUX_ARM_ARCH__ >= 7

#define isb() __asm__ __volatile__ ("isb" : : : "memory")

#define dsb() __asm__ __volatile__ ("dsb" : : : "memory")

#define dmb() __asm__ __volatile__ ("dmb" : : : "memory")

#elif defined(CONFIG_CPU_XSC3) || __LINUX_ARM_ARCH__ == 6

#define isb() __asm__ __volatile__ ("mcr p15, 0, %0, c7, c5, 4" \

				    : : "r" (0) : "memory")

#define dsb() __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 4" \

CRA Git | Maintained and supported by SUSTech CRA and CCSE