Commit 55bb6a63 authored by Elaine Zhang's avatar Elaine Zhang Committed by Heiko Stuebner
Browse files

clk: rockchip: mark noc and some special clk as critical on rk3288 



The atclk/dbg/jtag/hsic-xin12m/pclk_core clks no driver to handle them.
But this clks need enable,so make it as ignore_unused for now.

The ddrupctl0/ddrupctl1/publ0/publ1 clks no driver to handle them,
Chip design requirements for these clock to always on,

The pmu_hclk_otg0 is Chip design defect, must be always on,

Signed-off-by: default avatarElaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent f18c0994

drivers/clk/rockchip/clk-rk3288.c

+10 −4
Original line number Diff line number Diff line
@@ -292,13 +292,13 @@ static struct rockchip_clk_branch rk3288_clk_branches[] __initdata = { 
	COMPOSITE_NOMUX(0, "aclk_core_mp", "armclk", CLK_IGNORE_UNUSED,

			RK3288_CLKSEL_CON(0), 4, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,

			RK3288_CLKGATE_CON(12), 6, GFLAGS),

	COMPOSITE_NOMUX(0, "atclk", "armclk", 0,

	COMPOSITE_NOMUX(0, "atclk", "armclk", CLK_IGNORE_UNUSED,

			RK3288_CLKSEL_CON(37), 4, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,

			RK3288_CLKGATE_CON(12), 7, GFLAGS),

	COMPOSITE_NOMUX(0, "pclk_dbg_pre", "armclk", CLK_IGNORE_UNUSED,

			RK3288_CLKSEL_CON(37), 9, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,

			RK3288_CLKGATE_CON(12), 8, GFLAGS),

	GATE(0, "pclk_dbg", "pclk_dbg_pre", 0,

	GATE(0, "pclk_dbg", "pclk_dbg_pre", CLK_IGNORE_UNUSED,

			RK3288_CLKGATE_CON(12), 9, GFLAGS),

	GATE(0, "cs_dbg", "pclk_dbg_pre", CLK_IGNORE_UNUSED,

			RK3288_CLKGATE_CON(12), 10, GFLAGS),
@@ -626,7 +626,7 @@ static struct rockchip_clk_branch rk3288_clk_branches[] __initdata = { 
	INVERTER(SCLK_HSADC, "sclk_hsadc", "sclk_hsadc_out",

			RK3288_CLKSEL_CON(22), 7, IFLAGS),



	GATE(0, "jtag", "ext_jtag", 0,

	GATE(0, "jtag", "ext_jtag", CLK_IGNORE_UNUSED,

			RK3288_CLKGATE_CON(4), 14, GFLAGS),



	COMPOSITE_NODIV(SCLK_USBPHY480M_SRC, "usbphy480m_src", mux_usbphy480m_p, 0,
@@ -635,7 +635,7 @@ static struct rockchip_clk_branch rk3288_clk_branches[] __initdata = { 
	COMPOSITE_NODIV(SCLK_HSICPHY480M, "sclk_hsicphy480m", mux_hsicphy480m_p, 0,

			RK3288_CLKSEL_CON(29), 0, 2, MFLAGS,

			RK3288_CLKGATE_CON(3), 6, GFLAGS),

	GATE(0, "hsicphy12m_xin12m", "xin12m", 0,

	GATE(0, "hsicphy12m_xin12m", "xin12m", CLK_IGNORE_UNUSED,

			RK3288_CLKGATE_CON(13), 9, GFLAGS),

	DIV(0, "hsicphy12m_usbphy", "sclk_hsicphy480m", 0,

			RK3288_CLKSEL_CON(11), 8, 6, DFLAGS),
@@ -816,6 +816,12 @@ static const char *const rk3288_critical_clocks[] __initconst = { 
	"pclk_alive_niu",

	"pclk_pd_pmu",

	"pclk_pmu_niu",

	"pclk_core_niu",

	"pclk_ddrupctl0",

	"pclk_publ0",

	"pclk_ddrupctl1",

	"pclk_publ1",

	"pmu_hclk_otg0",

};



static void __iomem *rk3288_cru_base;

CRA Git | Maintained and supported by SUSTech CRA and CCSE