Commit 55b97be8 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

Merge tag 'stm32-dt-for-v5.1-1' of... 

Merge tag 'stm32-dt-for-v5.1-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32 into arm/dt

STM32 DT updates for v5.1, round 1

Highlights:
----------

MPU part:
 -Enable Digital Thermal Sensor (dts) on stm32mp157c-ed1 (and so ev1).

MCU part:
 -Add SPI support on stm32f429 SOC (4 SPIs instances).

* tag 'stm32-dt-for-v5.1-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32

:
  ARM: dts: stm32: Enable thermal sensor support on STM32MP157c-ed1
  ARM: dts: stm32: add SPI support on STM32F429 SoC

Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parents db49e22a 38576a32

arch/arm/boot/dts/stm32f429.dtsi

+60 −0
Original line number Diff line number Diff line
@@ -316,6 +316,26 @@ 
			status = "disabled";

		};



		spi2: spi@40003800 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32f4-spi";

			reg = <0x40003800 0x400>;

			interrupts = <36>;

			clocks = <&rcc 0 STM32F4_APB1_CLOCK(SPI2)>;

			status = "disabled";

		};



		spi3: spi@40003c00 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32f4-spi";

			reg = <0x40003c00 0x400>;

			interrupts = <51>;

			clocks = <&rcc 0 STM32F4_APB1_CLOCK(SPI3)>;

			status = "disabled";

		};



		usart2: serial@40004400 {

			compatible = "st,stm32-uart";

			reg = <0x40004400 0x400>;
@@ -525,6 +545,26 @@ 
			status = "disabled";

		};



		spi1: spi@40013000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32f4-spi";

			reg = <0x40013000 0x400>;

			interrupts = <35>;

			clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI1)>;

			status = "disabled";

		};



		spi4: spi@40013400 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32f4-spi";

			reg = <0x40013400 0x400>;

			interrupts = <84>;

			clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI4)>;

			status = "disabled";

		};



		syscfg: system-config@40013800 {

			compatible = "syscon";

			reg = <0x40013800 0x400>;
@@ -589,6 +629,26 @@ 
			};

		};



		spi5: spi@40015000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32f4-spi";

			reg = <0x40015000 0x400>;

			interrupts = <85>;

			clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI5)>;

			status = "disabled";

		};



		spi6: spi@40015400 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32f4-spi";

			reg = <0x40015400 0x400>;

			interrupts = <86>;

			clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI6)>;

			status = "disabled";

		};



		pwrcfg: power-config@40007000 {

			compatible = "syscon";

			reg = <0x40007000 0x400>;

arch/arm/boot/dts/stm32mp157c-ed1.dts

+4 −0
Original line number Diff line number Diff line
@@ -50,6 +50,10 @@ 
	};

};



&dts {

	status = "okay";

};



&i2c4 {

	pinctrl-names = "default";

	pinctrl-0 = <&i2c4_pins_a>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE