Commit 55a6713b authored by Rodrigo Vivi's avatar Rodrigo Vivi Committed by Keith Packard
Browse files

drm/i915: Removing TV Out modes. 



These modes are no longer needed or are not according to TV timing standards.

Intel PRM Vol 3 - Display Registers Updated -
	Section 5 TV-Out Programming /
		5.2.1 Television Standards /
			5.2.1.1 Timing tables

Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@gmail.com>
Reviewed-by: default avatarJesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: default avatarKeith Packard <keithp@keithp.com>
parent 23bd15ec

drivers/gpu/drm/i915/intel_tv.c

+0 −122
Original line number Diff line number Diff line
@@ -673,78 +673,6 @@ static const struct tv_mode tv_modes[] = { 


		.filter_table = filter_table,

	},

	{

		.name       = "480p@59.94Hz",

		.clock		= 107520,

		.refresh	= 59940,

		.oversample     = TV_OVERSAMPLE_4X,

		.component_only = 1,



		.hsync_end      = 64,               .hblank_end         = 122,

		.hblank_start   = 842,              .htotal             = 857,



		.progressive    = true,		    .trilevel_sync = false,



		.vsync_start_f1 = 12,               .vsync_start_f2     = 12,

		.vsync_len      = 12,



		.veq_ena        = false,



		.vi_end_f1      = 44,               .vi_end_f2          = 44,

		.nbr_end        = 479,



		.burst_ena      = false,



		.filter_table = filter_table,

	},

	{

		.name       = "480p@60Hz",

		.clock		= 107520,

		.refresh	= 60000,

		.oversample     = TV_OVERSAMPLE_4X,

		.component_only = 1,



		.hsync_end      = 64,               .hblank_end         = 122,

		.hblank_start   = 842,              .htotal             = 856,



		.progressive    = true,		    .trilevel_sync = false,



		.vsync_start_f1 = 12,               .vsync_start_f2     = 12,

		.vsync_len      = 12,



		.veq_ena        = false,



		.vi_end_f1      = 44,               .vi_end_f2          = 44,

		.nbr_end        = 479,



		.burst_ena      = false,



		.filter_table = filter_table,

	},

	{

		.name       = "576p",

		.clock		= 107520,

		.refresh	= 50000,

		.oversample     = TV_OVERSAMPLE_4X,

		.component_only = 1,



		.hsync_end      = 64,               .hblank_end         = 139,

		.hblank_start   = 859,              .htotal             = 863,



		.progressive    = true,		.trilevel_sync = false,



		.vsync_start_f1 = 10,               .vsync_start_f2     = 10,

		.vsync_len      = 10,



		.veq_ena        = false,



		.vi_end_f1      = 48,               .vi_end_f2          = 48,

		.nbr_end        = 575,



		.burst_ena      = false,



		.filter_table = filter_table,

	},

	{

		.name       = "720p@60Hz",

		.clock		= 148800,
@@ -769,30 +697,6 @@ static const struct tv_mode tv_modes[] = { 


		.filter_table = filter_table,

	},

	{

		.name       = "720p@59.94Hz",

		.clock		= 148800,

		.refresh	= 59940,

		.oversample     = TV_OVERSAMPLE_2X,

		.component_only = 1,



		.hsync_end      = 80,               .hblank_end         = 300,

		.hblank_start   = 1580,             .htotal             = 1651,



		.progressive	= true,		    .trilevel_sync = true,



		.vsync_start_f1 = 10,               .vsync_start_f2     = 10,

		.vsync_len      = 10,



		.veq_ena        = false,



		.vi_end_f1      = 29,               .vi_end_f2          = 29,

		.nbr_end        = 719,



		.burst_ena      = false,



		.filter_table = filter_table,

	},

	{

		.name       = "720p@50Hz",

		.clock		= 148800,
@@ -863,32 +767,6 @@ static const struct tv_mode tv_modes[] = { 
		.veq_start_f2	= 4,		    .veq_len		= 10,





		.vi_end_f1      = 21,               .vi_end_f2          = 22,

		.nbr_end        = 539,



		.burst_ena      = false,



		.filter_table = filter_table,

	},

	{

		.name       = "1080i@59.94Hz",

		.clock		= 148800,

		.refresh	= 29970,

		.oversample     = TV_OVERSAMPLE_2X,

		.component_only = 1,



		.hsync_end      = 88,               .hblank_end         = 235,

		.hblank_start   = 2155,             .htotal             = 2201,



		.progressive	= false,	    .trilevel_sync = true,



		.vsync_start_f1 = 4,            .vsync_start_f2    = 5,

		.vsync_len      = 10,



		.veq_ena	= true,		    .veq_start_f1	= 4,

		.veq_start_f2	= 4,		.veq_len	  = 10,





		.vi_end_f1      = 21,               .vi_end_f2          = 22,

		.nbr_end        = 539,

CRA Git | Maintained and supported by SUSTech CRA and CCSE