Commit 54ace984 authored by Devesh Sharma's avatar Devesh Sharma Committed by Jason Gunthorpe
Browse files

RDMA/bnxt_re: Add helper data structures 

Adding few helper data structure which are useful to initialize hardware
send wqe in variable wqe mode.

Adding a qp flag in HSI to indicate variable wqe is enabled for this qp.

Link: https://lore.kernel.org/r/1594822619-4098-5-git-send-email-devesh.sharma@broadcom.com


Signed-off-by: default avatarDevesh Sharma <devesh.sharma@broadcom.com>
Signed-off-by: default avatarJason Gunthorpe <jgg@nvidia.com>
parent 5ac5396a

drivers/infiniband/hw/bnxt_re/qplib_fp.h

+45 −0
Original line number Diff line number Diff line
@@ -39,6 +39,51 @@ 
#ifndef __BNXT_QPLIB_FP_H__

#define __BNXT_QPLIB_FP_H__



/* Few helper structures temporarily defined here

 * should get rid of these when roce_hsi.h is updated

 * in original code base

 */

struct sq_ud_ext_hdr {

	__le32 dst_qp;

	__le32 avid;

	__le64 rsvd;

};



struct sq_raw_ext_hdr {

	__le32 cfa_meta;

	__le32 rsvd0;

	__le64 rsvd1;

};



struct sq_rdma_ext_hdr {

	__le64 remote_va;

	__le32 remote_key;

	__le32 rsvd;

};



struct sq_atomic_ext_hdr {

	__le64 swap_data;

	__le64 cmp_data;

};



struct sq_fr_pmr_ext_hdr {

	__le64 pblptr;

	__le64 va;

};



struct sq_bind_ext_hdr {

	__le64 va;

	__le32 length_lo;

	__le32 length_hi;

};



struct rq_ext_hdr {

	__le64 rsvd1;

	__le64 rsvd2;

};



/* Helper structures end */



struct bnxt_qplib_srq {

	struct bnxt_qplib_pd		*pd;

	struct bnxt_qplib_dpi		*dpi;

drivers/infiniband/hw/bnxt_re/roce_hsi.h

+1 −0
Original line number Diff line number Diff line
@@ -1126,6 +1126,7 @@ struct cmdq_create_qp { 
	#define CMDQ_CREATE_QP_QP_FLAGS_FORCE_COMPLETION	   0x2UL

	#define CMDQ_CREATE_QP_QP_FLAGS_RESERVED_LKEY_ENABLE      0x4UL

	#define CMDQ_CREATE_QP_QP_FLAGS_FR_PMR_ENABLED		   0x8UL

	#define CMDQ_CREATE_QP_QP_FLAGS_VARIABLE_SIZED_WQE_ENABLED 0x10UL

	u8 type;

	#define CMDQ_CREATE_QP_TYPE_RC				   0x2UL

	#define CMDQ_CREATE_QP_TYPE_UD				   0x4UL

CRA Git | Maintained and supported by SUSTech CRA and CCSE