Commit 51931b37 authored by Haojian Zhuang's avatar Haojian Zhuang
Browse files

ARM: mmp: enable tauros2 cache in mmp2 dt 



Signed-off-by: default avatarHaojian Zhuang <haojian.zhuang@gmail.com>
parent a03d8b1e

arch/arm/boot/dts/mmp2.dtsi

+5 −0
Original line number Diff line number Diff line
@@ -26,6 +26,11 @@ 
		interrupt-parent = <&intc>;

		ranges;



		L2: l2-cache {

			compatible = "marvell,tauros2-cache";

			marvell,tauros2-cache-features = <0x3>;

		};



		axi@d4200000 {	/* AXI */

			compatible = "mrvl,axi-bus", "simple-bus";

			#address-cells = <1>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE