Commit 4d89adc7 authored by José Roberto de Souza's avatar José Roberto de Souza
Browse files

drm/i915/display/dsi: Add support to pipe D 



Adding pipe D support to DSI transcoder.
Not adding it for EDP transcoder code paths as only TGL has 4 pipes
and it do not have a EDP transcoder.

Reviewed-by: default avatarLucas De Marchi <lucas.demarchi@intel.com>
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: default avatarJosé Roberto de Souza <jose.souza@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20191107214559.77087-2-jose.souza@intel.com
parent bb747fa5

drivers/gpu/drm/i915/display/icl_dsi.c

+6 −0
Original line number Diff line number Diff line
@@ -745,6 +745,9 @@ gen11_dsi_configure_transcoder(struct intel_encoder *encoder, 
		case PIPE_C:

			tmp |= TRANS_DDI_EDP_INPUT_C_ONOFF;

			break;

		case PIPE_D:

			tmp |= TRANS_DDI_EDP_INPUT_D_ONOFF;

			break;

		}



		/* enable DDI buffer */
@@ -1325,6 +1328,9 @@ static bool gen11_dsi_get_hw_state(struct intel_encoder *encoder, 
		case TRANS_DDI_EDP_INPUT_C_ONOFF:

			*pipe = PIPE_C;

			break;

		case TRANS_DDI_EDP_INPUT_D_ONOFF:

			*pipe = PIPE_D;

			break;

		default:

			DRM_ERROR("Invalid PIPE input\n");

			goto out;

drivers/gpu/drm/i915/i915_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -9675,6 +9675,7 @@ enum skl_power_gate { 
#define  TRANS_DDI_EDP_INPUT_A_ONOFF	(4 << 12)

#define  TRANS_DDI_EDP_INPUT_B_ONOFF	(5 << 12)

#define  TRANS_DDI_EDP_INPUT_C_ONOFF	(6 << 12)

#define  TRANS_DDI_EDP_INPUT_D_ONOFF	(7 << 12)

#define  TRANS_DDI_MST_TRANSPORT_SELECT_MASK	REG_GENMASK(11, 10)

#define  TRANS_DDI_MST_TRANSPORT_SELECT(trans)	\

	REG_FIELD_PREP(TRANS_DDI_MST_TRANSPORT_SELECT_MASK, trans)

CRA Git | Maintained and supported by SUSTech CRA and CCSE