Commit 4a6180ea authored by Oder Chiou's avatar Oder Chiou Committed by Mark Brown
Browse files

ASoC: rt5514: add rt5514 codec driver 



This is the initial codec driver for rt5514. The codec includes a low power
DSP for voice wake up. The register address is incremental by 4 in the DSP
memory map. In order to recover the codec settings in the codec mode and
manipulate the DSP mode for voice wake up, we use the multi-level register
map. One is for ALSA API in codec mode that can be recovered by cache
before recording. Another is for DSP related settings that can be accessed
with 32bit address of the DSP in the application of voice wake up.

Signed-off-by: default avatarOder Chiou <oder_chiou@realtek.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 92e963f5

Documentation/devicetree/bindings/sound/rt5514.txt

0 → 100644
+25 −0
Original line number Diff line number Diff line 
RT5514 audio CODEC



This device supports I2C only.



Required properties:



- compatible : "realtek,rt5514".



- reg : The I2C address of the device.



Pins on the device (for linking into audio routes) for RT5514:



  * DMIC1L

  * DMIC1R

  * DMIC2L

  * DMIC2R

  * AMICL

  * AMICR



Example:



codec: rt5514@57 {

	compatible = "realtek,rt5514";

	reg = <0x57>;

};

sound/soc/codecs/Kconfig

+6 −0
Original line number Diff line number Diff line
@@ -95,6 +95,7 @@ config SND_SOC_ALL_CODECS 
	select SND_SOC_PCM512x_SPI if SPI_MASTER

	select SND_SOC_RT286 if I2C

	select SND_SOC_RT298 if I2C

	select SND_SOC_RT5514 if I2C

	select SND_SOC_RT5616 if I2C

	select SND_SOC_RT5631 if I2C

	select SND_SOC_RT5640 if I2C
@@ -565,6 +566,7 @@ config SND_SOC_PCM512x_SPI 


config SND_SOC_RL6231

	tristate

	default y if SND_SOC_RT5514=y

	default y if SND_SOC_RT5616=y

	default y if SND_SOC_RT5640=y

	default y if SND_SOC_RT5645=y
@@ -572,6 +574,7 @@ config SND_SOC_RL6231 
	default y if SND_SOC_RT5659=y

	default y if SND_SOC_RT5670=y

	default y if SND_SOC_RT5677=y

	default m if SND_SOC_RT5514=m

	default m if SND_SOC_RT5616=m

	default m if SND_SOC_RT5640=m

	default m if SND_SOC_RT5645=m
@@ -595,6 +598,9 @@ config SND_SOC_RT298 
	tristate

	depends on I2C



config SND_SOC_RT5514

	tristate



config SND_SOC_RT5616

	tristate

sound/soc/codecs/Makefile

+2 −0
Original line number Diff line number Diff line
@@ -92,6 +92,7 @@ snd-soc-rl6231-objs := rl6231.o 
snd-soc-rl6347a-objs := rl6347a.o

snd-soc-rt286-objs := rt286.o

snd-soc-rt298-objs := rt298.o

snd-soc-rt5514-objs := rt5514.o

snd-soc-rt5616-objs := rt5616.o

snd-soc-rt5631-objs := rt5631.o

snd-soc-rt5640-objs := rt5640.o
@@ -296,6 +297,7 @@ obj-$(CONFIG_SND_SOC_RL6231) += snd-soc-rl6231.o 
obj-$(CONFIG_SND_SOC_RL6347A)	+= snd-soc-rl6347a.o

obj-$(CONFIG_SND_SOC_RT286)	+= snd-soc-rt286.o

obj-$(CONFIG_SND_SOC_RT298)	+= snd-soc-rt298.o

obj-$(CONFIG_SND_SOC_RT5514)	+= snd-soc-rt5514.o

obj-$(CONFIG_SND_SOC_RT5616)	+= snd-soc-rt5616.o

obj-$(CONFIG_SND_SOC_RT5631)	+= snd-soc-rt5631.o

obj-$(CONFIG_SND_SOC_RT5640)	+= snd-soc-rt5640.o

sound/soc/codecs/rt5514.c

0 → 100644
+982 −0

File added.

Preview size limit exceeded, changes collapsed.

sound/soc/codecs/rt5514.h

0 → 100644
+252 −0
Original line number Diff line number Diff line 
/*

 * rt5514.h  --  RT5514 ALSA SoC audio driver

 *

 * Copyright 2015 Realtek Microelectronics

 * Author: Oder Chiou <oder_chiou@realtek.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 */



#ifndef __RT5514_H__

#define __RT5514_H__



#define RT5514_DEVICE_ID			0x10ec5514



#define RT5514_RESET				0x2000

#define RT5514_PWR_ANA1				0x2004

#define RT5514_PWR_ANA2				0x2008

#define RT5514_I2S_CTRL1			0x2010

#define RT5514_I2S_CTRL2			0x2014

#define RT5514_VAD_CTRL6			0x2030

#define RT5514_EXT_VAD_CTRL			0x206c

#define RT5514_DIG_IO_CTRL			0x2070

#define RT5514_PAD_CTRL1			0x2080

#define RT5514_DMIC_DATA_CTRL			0x20a0

#define RT5514_DIG_SOURCE_CTRL			0x20a4

#define RT5514_SRC_CTRL				0x20ac

#define RT5514_DOWNFILTER2_CTRL1		0x20d0

#define RT5514_PLL_SOURCE_CTRL			0x2100

#define RT5514_CLK_CTRL1			0x2104

#define RT5514_CLK_CTRL2			0x2108

#define RT5514_PLL3_CALIB_CTRL1			0x2110

#define RT5514_PLL3_CALIB_CTRL5			0x2124

#define RT5514_DELAY_BUF_CTRL1			0x2140

#define RT5514_DELAY_BUF_CTRL3			0x2148

#define RT5514_DOWNFILTER0_CTRL1		0x2190

#define RT5514_DOWNFILTER0_CTRL2		0x2194

#define RT5514_DOWNFILTER0_CTRL3		0x2198

#define RT5514_DOWNFILTER1_CTRL1		0x21a0

#define RT5514_DOWNFILTER1_CTRL2		0x21a4

#define RT5514_DOWNFILTER1_CTRL3		0x21a8

#define RT5514_ANA_CTRL_LDO10			0x2200

#define RT5514_ANA_CTRL_LDO18_16		0x2204

#define RT5514_ANA_CTRL_ADC12			0x2210

#define RT5514_ANA_CTRL_ADC21			0x2214

#define RT5514_ANA_CTRL_ADC22			0x2218

#define RT5514_ANA_CTRL_ADC23			0x221c

#define RT5514_ANA_CTRL_MICBST			0x2220

#define RT5514_ANA_CTRL_ADCFED			0x2224

#define RT5514_ANA_CTRL_INBUF			0x2228

#define RT5514_ANA_CTRL_VREF			0x222c

#define RT5514_ANA_CTRL_PLL3			0x2240

#define RT5514_ANA_CTRL_PLL1_1			0x2260

#define RT5514_ANA_CTRL_PLL1_2			0x2264

#define RT5514_DMIC_LP_CTRL			0x2e00

#define RT5514_MISC_CTRL_DSP			0x2e04

#define RT5514_DSP_CTRL1			0x2f00

#define RT5514_DSP_CTRL3			0x2f08

#define RT5514_DSP_CTRL4			0x2f10

#define RT5514_VENDOR_ID1			0x2ff0

#define RT5514_VENDOR_ID2			0x2ff4



#define RT5514_DSP_MAPPING			0x18000000



/* RT5514_PWR_ANA1 (0x2004) */

#define RT5514_POW_LDO18_IN			(0x1 << 5)

#define RT5514_POW_LDO18_IN_BIT			5

#define RT5514_POW_LDO18_ADC			(0x1 << 4)

#define RT5514_POW_LDO18_ADC_BIT		4

#define RT5514_POW_LDO21			(0x1 << 3)

#define RT5514_POW_LDO21_BIT			3

#define RT5514_POW_BG_LDO18_IN			(0x1 << 2)

#define RT5514_POW_BG_LDO18_IN_BIT		2

#define RT5514_POW_BG_LDO21			(0x1 << 1)

#define RT5514_POW_BG_LDO21_BIT			1



/* RT5514_PWR_ANA2 (0x2008) */

#define RT5514_POW_PLL1				(0x1 << 18)

#define RT5514_POW_PLL1_BIT			18

#define RT5514_POW_PLL1_LDO			(0x1 << 16)

#define RT5514_POW_PLL1_LDO_BIT			16

#define RT5514_POW_BG_MBIAS			(0x1 << 15)

#define RT5514_POW_BG_MBIAS_BIT			15

#define RT5514_POW_MBIAS			(0x1 << 14)

#define RT5514_POW_MBIAS_BIT			14

#define RT5514_POW_VREF2			(0x1 << 13)

#define RT5514_POW_VREF2_BIT			13

#define RT5514_POW_VREF1			(0x1 << 12)

#define RT5514_POW_VREF1_BIT			12

#define RT5514_POWR_LDO16			(0x1 << 11)

#define RT5514_POWR_LDO16_BIT			11

#define RT5514_POWL_LDO16			(0x1 << 10)

#define RT5514_POWL_LDO16_BIT			10

#define RT5514_POW_ADC2				(0x1 << 9)

#define RT5514_POW_ADC2_BIT			9

#define RT5514_POW_INPUT_BUF			(0x1 << 8)

#define RT5514_POW_INPUT_BUF_BIT		8

#define RT5514_POW_ADC1_R			(0x1 << 7)

#define RT5514_POW_ADC1_R_BIT			7

#define RT5514_POW_ADC1_L			(0x1 << 6)

#define RT5514_POW_ADC1_L_BIT			6

#define RT5514_POW2_BSTR			(0x1 << 5)

#define RT5514_POW2_BSTR_BIT			5

#define RT5514_POW2_BSTL			(0x1 << 4)

#define RT5514_POW2_BSTL_BIT			4

#define RT5514_POW_BSTR				(0x1 << 3)

#define RT5514_POW_BSTR_BIT			3

#define RT5514_POW_BSTL				(0x1 << 2)

#define RT5514_POW_BSTL_BIT			2

#define RT5514_POW_ADCFEDR			(0x1 << 1)

#define RT5514_POW_ADCFEDR_BIT			1

#define RT5514_POW_ADCFEDL			(0x1 << 0)

#define RT5514_POW_ADCFEDL_BIT			0



/* RT5514_I2S_CTRL1 (0x2010) */

#define RT5514_TDM_MODE				(0x1 << 28)

#define RT5514_TDM_MODE_SFT			28

#define RT5514_I2S_LR_MASK			(0x1 << 26)

#define RT5514_I2S_LR_SFT			26

#define RT5514_I2S_LR_NOR			(0x0 << 26)

#define RT5514_I2S_LR_INV			(0x1 << 26)

#define RT5514_I2S_BP_MASK			(0x1 << 25)

#define RT5514_I2S_BP_SFT			25

#define RT5514_I2S_BP_NOR			(0x0 << 25)

#define RT5514_I2S_BP_INV			(0x1 << 25)

#define RT5514_I2S_DF_MASK			(0x7 << 16)

#define RT5514_I2S_DF_SFT			16

#define RT5514_I2S_DF_I2S			(0x0 << 16)

#define RT5514_I2S_DF_LEFT			(0x1 << 16)

#define RT5514_I2S_DF_PCM_A			(0x2 << 16)

#define RT5514_I2S_DF_PCM_B			(0x3 << 16)

#define RT5514_TDMSLOT_SEL_RX_MASK		(0x3 << 10)

#define RT5514_TDMSLOT_SEL_RX_SFT		10

#define RT5514_TDMSLOT_SEL_RX_4CH		(0x1 << 10)

#define RT5514_CH_LEN_RX_MASK			(0x3 << 8)

#define RT5514_CH_LEN_RX_SFT			8

#define RT5514_CH_LEN_RX_16			(0x0 << 8)

#define RT5514_CH_LEN_RX_20			(0x1 << 8)

#define RT5514_CH_LEN_RX_24			(0x2 << 8)

#define RT5514_CH_LEN_RX_32			(0x3 << 8)

#define RT5514_TDMSLOT_SEL_TX_MASK		(0x3 << 6)

#define RT5514_TDMSLOT_SEL_TX_SFT		6

#define RT5514_TDMSLOT_SEL_TX_4CH		(0x1 << 6)

#define RT5514_CH_LEN_TX_MASK			(0x3 << 4)

#define RT5514_CH_LEN_TX_SFT			4

#define RT5514_CH_LEN_TX_16			(0x0 << 4)

#define RT5514_CH_LEN_TX_20			(0x1 << 4)

#define RT5514_CH_LEN_TX_24			(0x2 << 4)

#define RT5514_CH_LEN_TX_32			(0x3 << 4)

#define RT5514_I2S_DL_MASK			(0x3 << 0)

#define RT5514_I2S_DL_SFT			0

#define RT5514_I2S_DL_16			(0x0 << 0)

#define RT5514_I2S_DL_20			(0x1 << 0)

#define RT5514_I2S_DL_24			(0x2 << 0)

#define RT5514_I2S_DL_8				(0x3 << 0)



/* RT5514_DIG_SOURCE_CTRL (0x20a4) */

#define RT5514_AD1_DMIC_INPUT_SEL		(0x1 << 1)

#define RT5514_AD1_DMIC_INPUT_SEL_SFT		1

#define RT5514_AD0_DMIC_INPUT_SEL		(0x1 << 0)

#define RT5514_AD0_DMIC_INPUT_SEL_SFT		0



/* RT5514_PLL_SOURCE_CTRL (0x2100) */

#define RT5514_PLL_1_SEL_MASK			(0x7 << 12)

#define RT5514_PLL_1_SEL_SFT			12

#define RT5514_PLL_1_SEL_SCLK			(0x3 << 12)

#define RT5514_PLL_1_SEL_MCLK			(0x4 << 12)



/* RT5514_CLK_CTRL1 (0x2104) */

#define RT5514_CLK_AD_ANA1_EN			(0x1 << 31)

#define RT5514_CLK_AD_ANA1_EN_BIT		31

#define RT5514_CLK_AD1_EN			(0x1 << 24)

#define RT5514_CLK_AD1_EN_BIT			24

#define RT5514_CLK_AD0_EN			(0x1 << 23)

#define RT5514_CLK_AD0_EN_BIT			23

#define RT5514_CLK_DMIC_OUT_SEL_MASK		(0x7 << 8)

#define RT5514_CLK_DMIC_OUT_SEL_SFT		8



/* RT5514_CLK_CTRL2 (0x2108) */

#define RT5514_CLK_SYS_DIV_OUT_MASK		(0x7 << 8)

#define RT5514_CLK_SYS_DIV_OUT_SFT		8

#define RT5514_SEL_ADC_OSR_MASK			(0x7 << 4)

#define RT5514_SEL_ADC_OSR_SFT			4

#define RT5514_CLK_SYS_PRE_SEL_MASK		(0x3 << 0)

#define RT5514_CLK_SYS_PRE_SEL_SFT		0

#define RT5514_CLK_SYS_PRE_SEL_MCLK		(0x2 << 0)

#define RT5514_CLK_SYS_PRE_SEL_PLL		(0x3 << 0)



/*  RT5514_DOWNFILTER_CTRL (0x2190 0x2194 0x21a0 0x21a4) */

#define RT5514_AD_DMIC_MIX			(0x1 << 11)

#define RT5514_AD_DMIC_MIX_BIT			11

#define RT5514_AD_AD_MIX			(0x1 << 10)

#define RT5514_AD_AD_MIX_BIT			10

#define RT5514_AD_AD_MUTE			(0x1 << 7)

#define RT5514_AD_AD_MUTE_BIT			7

#define RT5514_AD_GAIN_MASK			(0x7f << 0)

#define RT5514_AD_GAIN_SFT			0



/*  RT5514_ANA_CTRL_MICBST (0x2220) */

#define RT5514_SEL_BSTL_MASK			(0xf << 4)

#define RT5514_SEL_BSTL_SFT			4

#define RT5514_SEL_BSTR_MASK			(0xf << 0)

#define RT5514_SEL_BSTR_SFT			0



/*  RT5514_ANA_CTRL_PLL1_1 (0x2260) */

#define RT5514_PLL_K_MAX			0x1f

#define RT5514_PLL_K_MASK			(RT5514_PLL_K_MAX << 16)

#define RT5514_PLL_K_SFT			16

#define RT5514_PLL_N_MAX			0x1ff

#define RT5514_PLL_N_MASK			(RT5514_PLL_N_MAX << 7)

#define RT5514_PLL_N_SFT			4

#define RT5514_PLL_M_MAX			0xf

#define RT5514_PLL_M_MASK			(RT5514_PLL_M_MAX << 0)

#define RT5514_PLL_M_SFT			0



/*  RT5514_ANA_CTRL_PLL1_2 (0x2264) */

#define RT5514_PLL_M_BP				(0x1 << 2)

#define RT5514_PLL_M_BP_SFT			2

#define RT5514_PLL_K_BP				(0x1 << 1)

#define RT5514_PLL_K_BP_SFT			1

#define RT5514_EN_LDO_PLL1			(0x1 << 0)

#define RT5514_EN_LDO_PLL1_BIT			0



#define RT5514_PLL_INP_MAX			40000000

#define RT5514_PLL_INP_MIN			256000



/* System Clock Source */

enum {

	RT5514_SCLK_S_MCLK,

	RT5514_SCLK_S_PLL1,

};



/* PLL1 Source */

enum {

	RT5514_PLL1_S_MCLK,

	RT5514_PLL1_S_BCLK,

};



struct rt5514_priv {

	struct snd_soc_codec *codec;

	struct regmap *i2c_regmap, *regmap;

	int sysclk;

	int sysclk_src;

	int lrck;

	int bclk;

	int pll_src;

	int pll_in;

	int pll_out;

};



#endif /* __RT5514_H__ */

CRA Git | Maintained and supported by SUSTech CRA and CCSE