Commit 47c80de6 authored by Vasanthakumar Thiagarajan's avatar Vasanthakumar Thiagarajan Committed by John W. Linville
Browse files

ath9k_hw: Find the maximum number of chains that hw supports 



Have it in ah->caps. This will be used during various
calibrations.

Signed-off-by: default avatarVasanthakumar Thiagarajan <vasanth@atheros.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 8060e169

drivers/net/wireless/ath/ath9k/hw.c

+13 −1
Original line number Diff line number Diff line
@@ -1764,7 +1764,7 @@ int ath9k_hw_fill_cap_info(struct ath_hw *ah) 
	struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;



	u16 capField = 0, eeval;

	u8 ant_div_ctl1;

	u8 ant_div_ctl1, tx_chainmask, rx_chainmask;



	eeval = ah->eep_ops->get_eeprom(ah, EEP_REG_0);

	regulatory->current_rd = eeval;
@@ -1976,6 +1976,18 @@ int ath9k_hw_fill_cap_info(struct ath_hw *ah) 
		pCap->pcie_lcr_offset = 0x80;

	}



	tx_chainmask = pCap->tx_chainmask;

	rx_chainmask = pCap->rx_chainmask;

	while (tx_chainmask || rx_chainmask) {

		if (tx_chainmask & BIT(0))

			pCap->max_txchains++;

		if (rx_chainmask & BIT(0))

			pCap->max_rxchains++;



		tx_chainmask >>= 1;

		rx_chainmask >>= 1;

	}



	return 0;

}

drivers/net/wireless/ath/ath9k/hw.h

+2 −0
Original line number Diff line number Diff line
@@ -199,6 +199,8 @@ struct ath9k_hw_capabilities { 
	u16 rts_aggr_limit;

	u8 tx_chainmask;

	u8 rx_chainmask;

	u8 max_txchains;

	u8 max_rxchains;

	u16 tx_triglevel_max;

	u16 reg_cap;

	u8 num_gpio_pins;

CRA Git | Maintained and supported by SUSTech CRA and CCSE