Commit 470f269c authored by Ilya Ledvich's avatar Ilya Ledvich Committed by Shawn Guo
Browse files

ARM: dts: imx7d: cl-som-imx7: add basic module support 

CL-SOM-iMX7 is a miniature System-on-Module (SoM) based on
Freescale i.MX7 System-on-Chip family.

http://www.compulab.co.il/products/computer-on-modules/cl-som-imx7-freescale-i-mx-7-system-on-module/



Add basic DT support for standalone module (without a carrier board):

* Memory configuration
* eMMC
* 2x Gigabit Ethernet ports (FEC1 and FEC2)
* I2C2 bus
  * EEPROM
  * PCA9555 GPIO extender
  * PMIC
* UART1
* USB OTG port

Signed-off-by: default avatarIlya Ledvich <ilya@compulab.co.il>
Signed-off-by: default avatarIgor Grinberg <grinberg@compulab.co.il>
parent f736c596

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -352,6 +352,7 @@ dtb-$(CONFIG_SOC_IMX6SX) += \ 
dtb-$(CONFIG_SOC_IMX6UL) += \

	imx6ul-14x14-evk.dtb

dtb-$(CONFIG_SOC_IMX7D) += \

	imx7d-cl-som-imx7.dtb \

	imx7d-sdb.dtb

dtb-$(CONFIG_SOC_LS1021A) += \

	ls1021a-qds.dtb \

arch/arm/boot/dts/imx7d-cl-som-imx7.dts

0 → 100644
+286 −0
Original line number Diff line number Diff line 
/*

 * Support for CompuLab CL-SOM-iMX7 System-on-Module

 *

 * Copyright (C) 2015 CompuLab Ltd. - http://www.compulab.co.il/

 * Author: Ilya Ledvich <ilya@compulab.co.il>

 *

 * This file is dual-licensed: you can use it either under the terms

 * of the GPL or the X11 license, at your option. Note that this dual

 * licensing only applies to this file, and not this project as a

 * whole.

 */



/dts-v1/;



#include <dt-bindings/input/input.h>

#include "imx7d.dtsi"



/ {

	model = "CompuLab CL-SOM-iMX7";

	compatible = "compulab,cl-som-imx7", "fsl,imx7d";



	memory {

		reg = <0x80000000 0x10000000>; /* 256 MB - minimal configuration */

	};



	reg_usb_otg1_vbus: regulator-vbus {

		compatible = "regulator-fixed";

		regulator-name = "usb_otg1_vbus";

		regulator-min-microvolt = <5000000>;

		regulator-max-microvolt = <5000000>;

		gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;

		enable-active-high;

	};

};



&cpu0 {

	arm-supply = <&sw1a_reg>;

};



&fec1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_enet1>;

	assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,

			  <&clks IMX7D_ENET1_TIME_ROOT_CLK>;

	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;

	assigned-clock-rates = <0>, <100000000>;

	phy-mode = "rgmii";

	phy-handle = <&ethphy0>;

	fsl,magic-packet;

	status = "okay";



	mdio {

		#address-cells = <1>;

		#size-cells = <0>;



		ethphy0: ethernet-phy@0 {

			reg = <0>;

		};



		ethphy1: ethernet-phy@1 {

			reg = <1>;

		};

	};

};



&fec2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_enet2>;

	assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,

			  <&clks IMX7D_ENET2_TIME_ROOT_CLK>;

	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;

	assigned-clock-rates = <0>, <100000000>;

	phy-mode = "rgmii";

	phy-handle = <&ethphy1>;

	fsl,magic-packet;

	status = "okay";

};



&i2c2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2>;

	status = "okay";



	pmic: pmic@8 {

		compatible = "fsl,pfuze3000";

		reg = <0x08>;



		regulators {

			sw1a_reg: sw1a {

				regulator-min-microvolt = <700000>;

				regulator-max-microvolt = <1475000>;

				regulator-boot-on;

				regulator-always-on;

				regulator-ramp-delay = <6250>;

			};



			/* use sw1c_reg to align with pfuze100/pfuze200 */

			sw1c_reg: sw1b {

				regulator-min-microvolt = <700000>;

				regulator-max-microvolt = <1475000>;

				regulator-boot-on;

				regulator-always-on;

				regulator-ramp-delay = <6250>;

			};



			sw2_reg: sw2 {

				regulator-min-microvolt = <1500000>;

				regulator-max-microvolt = <1850000>;

				regulator-boot-on;

				regulator-always-on;

			};



			sw3a_reg: sw3 {

				regulator-min-microvolt = <900000>;

				regulator-max-microvolt = <1650000>;

				regulator-boot-on;

				regulator-always-on;

			};



			swbst_reg: swbst {

				regulator-min-microvolt = <5000000>;

				regulator-max-microvolt = <5150000>;

			};



			snvs_reg: vsnvs {

				regulator-min-microvolt = <1000000>;

				regulator-max-microvolt = <3000000>;

				regulator-boot-on;

				regulator-always-on;

			};



			vref_reg: vrefddr {

				regulator-boot-on;

				regulator-always-on;

			};



			vgen1_reg: vldo1 {

				regulator-min-microvolt = <1800000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen2_reg: vldo2 {

				regulator-min-microvolt = <800000>;

				regulator-max-microvolt = <1550000>;

			};



			vgen3_reg: vccsd {

				regulator-min-microvolt = <2850000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen4_reg: v33 {

				regulator-min-microvolt = <2850000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen5_reg: vldo3 {

				regulator-min-microvolt = <1800000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen6_reg: vldo4 {

				regulator-min-microvolt = <1800000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};

		};

	};



	pca9555: pca9555@20 {

		compatible = "nxp,pca9555";

		gpio-controller;

		#gpio-cells = <2>;

		reg = <0x20>;

	};



	eeprom@50 {

		compatible = "atmel,24c08";

		reg = <0x50>;

		pagesize = <16>;

	};

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1>;

	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;

	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;

	status = "okay";

};



&usbotg1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_usbotg1>;

	vbus-supply = <&reg_usb_otg1_vbus>;

	status = "okay";

};



&usdhc3 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_usdhc3>;

	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;

	assigned-clock-rates = <400000000>;

	bus-width = <8>;

	fsl,tuning-step = <2>;

	non-removable;

	status = "okay";

};



&iomuxc {

	pinctrl_enet1: enet1grp {

		fsl,pins = <

			MX7D_PAD_SD2_CD_B__ENET1_MDIO			0x3

			MX7D_PAD_SD2_WP__ENET1_MDC			0x3

			MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1

			MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1

			MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1

			MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1

			MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1

			MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1

			MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1

			MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1

			MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1

			MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1

			MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1

			MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1

		>;

	};



	pinctrl_enet2: enet2grp {

		fsl,pins = <

			MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC		0x1

			MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x1

			MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x1

			MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2		0x1

			MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3		0x1

			MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x1

			MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC		0x1

			MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x1

			MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x1

			MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2		0x1

			MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3		0x1

			MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL		0x1

		>;

	};



	pinctrl_i2c2: i2c2grp {

		fsl,pins = <

			MX7D_PAD_I2C2_SDA__I2C2_SDA		0x4000007f

			MX7D_PAD_I2C2_SCL__I2C2_SCL		0x4000007f

		>;

	};



	pinctrl_uart1: uart1grp {

		fsl,pins = <

			MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	0x79

			MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	0x79

		>;

	};



	pinctrl_usbotg1: usbotg1grp {

		fsl,pins = <

			MX7D_PAD_GPIO1_IO05__GPIO1_IO5		0x14 /* OTG PWREN */

		>;

	};



	pinctrl_usdhc3: usdhc3grp {

		fsl,pins = <

			MX7D_PAD_SD3_CMD__SD3_CMD		0x59

			MX7D_PAD_SD3_CLK__SD3_CLK		0x19

			MX7D_PAD_SD3_DATA0__SD3_DATA0		0x59

			MX7D_PAD_SD3_DATA1__SD3_DATA1		0x59

			MX7D_PAD_SD3_DATA2__SD3_DATA2		0x59

			MX7D_PAD_SD3_DATA3__SD3_DATA3		0x59

			MX7D_PAD_SD3_DATA4__SD3_DATA4		0x59

			MX7D_PAD_SD3_DATA5__SD3_DATA5		0x59

			MX7D_PAD_SD3_DATA6__SD3_DATA6		0x59

			MX7D_PAD_SD3_DATA7__SD3_DATA7		0x59

			MX7D_PAD_SD3_STROBE__SD3_STROBE		0x19

		>;

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE