Commit 46f3dab9 authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Don't preserve DPFC_CONTROL bits ILK/SNB 



On CTG and IVB+ we don't try to preserve any bits from the
DPFC_CONTROL register. Follow suit on ILK/SNB.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 768cf7f4

drivers/gpu/drm/i915/intel_pm.c

+1 −3
Original line number Diff line number Diff line
@@ -227,9 +227,7 @@ static void ironlake_enable_fbc(struct drm_crtc *crtc) 
	struct intel_crtc *intel_crtc = to_intel_crtc(crtc);

	u32 dpfc_ctl;



	dpfc_ctl = I915_READ(ILK_DPFC_CONTROL);

	dpfc_ctl &= DPFC_RESERVED;

	dpfc_ctl |= DPFC_CTL_PLANE(intel_crtc->plane);

	dpfc_ctl = DPFC_CTL_PLANE(intel_crtc->plane);

	if (drm_format_plane_cpp(fb->pixel_format, 0) == 2)

		dpfc_ctl |= DPFC_CTL_LIMIT_2X;

	else

CRA Git | Maintained and supported by SUSTech CRA and CCSE