Commit 46e625b3 authored by Vinod Koul's avatar Vinod Koul Committed by Stephen Boyd
Browse files

clk: qcom: clk-alpha-pll: Remove unnecessary cast 



Commit 8f9fab48 ("linux/kernel.h: fix overflow for
DIV_ROUND_UP_ULL") fixed the overflow for DIV_ROUND_UP_ULL, so we no
longer need the cast for DIV_ROUND_UP_ULL, so remove the unnecessary
u64 casts.

Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
Link: https://lkml.kernel.org/r/20190722074348.29582-2-vkoul@kernel.org


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 5f9e832c

drivers/clk/qcom/clk-alpha-pll.c

+2 −2
Original line number Diff line number Diff line
@@ -832,7 +832,7 @@ static int clk_alpha_pll_postdiv_set_rate(struct clk_hw *hw, unsigned long rate, 
	int div;



	/* 16 -> 0xf, 8 -> 0x7, 4 -> 0x3, 2 -> 0x1, 1 -> 0x0 */

	div = DIV_ROUND_UP_ULL((u64)parent_rate, rate) - 1;

	div = DIV_ROUND_UP_ULL(parent_rate, rate) - 1;



	return regmap_update_bits(pll->clkr.regmap, PLL_USER_CTL(pll),

				  PLL_POST_DIV_MASK(pll) << PLL_POST_DIV_SHIFT,
@@ -1094,7 +1094,7 @@ static int clk_alpha_pll_postdiv_fabia_set_rate(struct clk_hw *hw, 
		return -EINVAL;

	}



	div = DIV_ROUND_UP_ULL((u64)parent_rate, rate);

	div = DIV_ROUND_UP_ULL(parent_rate, rate);

	for (i = 0; i < pll->num_post_div; i++) {

		if (pll->post_div_table[i].div == div) {

			val = pll->post_div_table[i].val;

CRA Git | Maintained and supported by SUSTech CRA and CCSE