Commit 45ef8450 authored by Alexandre Courbot's avatar Alexandre Courbot Committed by Ben Skeggs
Browse files

drm/nouveau/secboot: set default error value in error register 



Set a default error value in the mailbox 0 register so we can catch
cases where the secure boot binary fails early without being able to
report anything.

Signed-off-by: default avatarAlexandre Courbot <acourbot@nvidia.com>
Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent b606234e

drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gm200.c

+3 −0
Original line number Diff line number Diff line
@@ -67,6 +67,9 @@ gm200_secboot_run_blob(struct nvkm_secboot *sb, struct nvkm_gpuobj *blob) 
	/* Disable interrupts as we will poll for the HALT bit */

	nvkm_mc_intr_mask(sb->subdev.device, falcon->owner->index, false);



	/* Set default error value in mailbox register */

	nvkm_falcon_wr32(falcon, 0x040, 0xdeada5a5);



	/* Start the HS bootloader */

	nvkm_falcon_set_start_addr(falcon, sb->acr->start_address);

	nvkm_falcon_start(falcon);

CRA Git | Maintained and supported by SUSTech CRA and CCSE