Commit 44ff0ae6 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/powerplay: FEATURE_MASK is 64 bit so use ULL 



ULL is needed for 32 bit arches.

Reviewed-by: default avatarNicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Reviewed-by: default avatarHawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent d7929c1e

drivers/gpu/drm/amd/powerplay/navi10_ppt.c

+1 −1
Original line number Diff line number Diff line
@@ -37,7 +37,7 @@ 


#include "asic_reg/mp/mp_11_0_sh_mask.h"



#define FEATURE_MASK(feature) (1UL << feature)

#define FEATURE_MASK(feature) (1ULL << feature)

#define SMC_DPM_FEATURE ( \

	FEATURE_MASK(FEATURE_DPM_PREFETCHER_BIT) | \

	FEATURE_MASK(FEATURE_DPM_GFXCLK_BIT)	 | \

drivers/gpu/drm/amd/powerplay/vega20_ppt.c

+1 −1
Original line number Diff line number Diff line
@@ -576,7 +576,7 @@ static int vega20_run_btc_afll(struct smu_context *smu) 
	return smu_send_smc_msg(smu, SMU_MSG_RunAfllBtc);

}



#define FEATURE_MASK(feature) (1UL << feature)

#define FEATURE_MASK(feature) (1ULL << feature)

static int

vega20_get_allowed_feature_mask(struct smu_context *smu,

				  uint32_t *feature_mask, uint32_t num)

CRA Git | Maintained and supported by SUSTech CRA and CCSE