Commit 440fc309 authored by Jagan Teki's avatar Jagan Teki Committed by Shawn Guo
Browse files

ARM: dts: imx6ul-geam: Drop imx6ul-geam.dtsi 



GEAM6UL SOM does have single module, it doesn't come with
any variants. Maintaining imx6ul-geam.dtsi make no sense
so move all devices from .dtsi into dts file and drop the same.

Signed-off-by: default avatarJagan Teki <jagan@amarulasolutions.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent d8d0f350

arch/arm/boot/dts/imx6ul-geam-kit.dts

+351 −2
Original line number Diff line number Diff line
@@ -43,29 +43,133 @@ 
/dts-v1/;



#include <dt-bindings/gpio/gpio.h>

#include "imx6ul-geam.dtsi"

#include <dt-bindings/input/input.h>

#include "imx6ul.dtsi"



/ {

	model = "Engicam GEAM6UL";

	compatible = "engicam,imx6ul-geam", "fsl,imx6ul";



	memory {

		reg = <0x80000000 0x08000000>;

	};



	backlight {

		compatible = "pwm-backlight";

		pwms = <&pwm8 0 100000>;

		brightness-levels = < 0  1  2  3  4  5  6  7  8  9

				     10 11 12 13 14 15 16 17 18 19

				     20 21 22 23 24 25 26 27 28 29

				     30 31 32 33 34 35 36 37 38 39

				     40 41 42 43 44 45 46 47 48 49

				     50 51 52 53 54 55 56 57 58 59

				     60 61 62 63 64 65 66 67 68 69

				     70 71 72 73 74 75 76 77 78 79

				     80 81 82 83 84 85 86 87 88 89

				     90 91 92 93 94 95 96 97 98 99

				    100>;

		default-brightness-level = <100>;

	};



	chosen {

		stdout-path = &uart1;

	};



	reg_1p8v: regulator-1p8v {

		compatible = "regulator-fixed";

		regulator-name = "1P8V";

		regulator-min-microvolt = <1800000>;

		regulator-max-microvolt = <1800000>;

		regulator-always-on;

		regulator-boot-on;

	};



	reg_3p3v: regulator-3p3v {

		compatible = "regulator-fixed";

		regulator-name = "3P3V";

		regulator-min-microvolt = <3300000>;

		regulator-max-microvolt = <3300000>;

		regulator-always-on;

		regulator-boot-on;

	};

};



&can1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_flexcan1>;

	xceiver-supply = <&reg_3p3v>;

	status = "okay";

};



&can2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_flexcan2>;

	xceiver-supply = <&reg_3p3v>;

	status = "okay";

};



&fec1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_enet1>;

	phy-mode = "rmii";

	phy-handle = <&ethphy0>;

	status = "okay";

};



&fec2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_enet2>;

	phy-mode = "rmii";

	phy-handle = <&ethphy1>;

	status = "okay";



	mdio {

		#address-cells = <1>;

		#size-cells = <0>;



		ethphy0: ethernet-phy@0 {

			compatible = "ethernet-phy-ieee802.3-c22";

			reg = <0>;

		};



		ethphy1: ethernet-phy@1 {

			compatible = "ethernet-phy-ieee802.3-c22";

			reg = <1>;

		};

	};

};



&gpmi {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_gpmi_nand>;

	nand-on-flash-bbt;

	status = "okay";

};



&i2c1 {

	clock-frequency = <100000>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c1>;

	status = "okay";

};



&i2c2 {

	clock_frequency = <100000>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2>;

	status = "okay";

};



&lcdif {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_lcdif_dat

		     &pinctrl_lcdif_ctrl>;

	display = <&display0>;

	status = "okay";



	display0: display {

		bits-per-pixel = <16>;

		bus-width = <18>;

		status = "okay";



		display-timings {

			native-mode = <&timing0>;
@@ -88,8 +192,253 @@ 
	};

};



&pwm8 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_pwm8>;

	status = "okay";

};



&tsc {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_tsc>;

	xnur-gpio = <&gpio1 3 GPIO_ACTIVE_LOW>;

};



&sai2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_sai2>;

	status = "okay";

};



&tsc {

	measure-delay-time = <0x1ffff>;

	pre-charge-time = <0x1fff>;

	status = "okay";

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1>;

	status = "okay";

};



&uart2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart2>;

	status = "okay";

};



&usbotg1 {

	dr_mode = "peripheral";

	status = "okay";

};



&usbotg2 {

	dr_mode = "host";

	status = "okay";

};



&usdhc1 {

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc1>;

	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;

	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;

	bus-width = <4>;

	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;

	no-1-8-v;

	status = "okay";

};



&iomuxc {

	pinctrl_enet1: enet1grp {

		fsl,pins = <

			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0

			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0

			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0

			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0

			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0

			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0

			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031

		>;

	};



	pinctrl_enet2: enet2grp {

		fsl,pins = <

			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0

			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0

			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0

			MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x1b0b0		/* ENET_nRST */

			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0

			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0

			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0

			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0

			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0

			MX6UL_PAD_GPIO1_IO05__ENET2_REF_CLK2	0x4001b031

		>;

	};



	pinctrl_flexcan1: flexcan1grp {

		fsl,pins = <

			MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020

			MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020

		>;

	};



	pinctrl_flexcan2: flexcan2grp {

		fsl,pins = <

			MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020

			MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020

		>;

	};



	pinctrl_gpmi_nand: gpmi-nand {

		fsl,pins = <

			MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1

			MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1

			MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1

			MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000

			MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1

			MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1

			MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1

			MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1

			MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1

			MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1

			MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1

			MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1

			MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1

			MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1

			MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1

		>;

	};



	pinctrl_i2c1: i2c1grp {

		fsl,pins = <

			MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0

			MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0

		>;

	};



	pinctrl_i2c2: i2c2grp {

			fsl,pins = <

			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0

			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0

		>;

	};



	pinctrl_lcdif_ctrl: lcdifctrlgrp {

		fsl,pins = <

			MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79

			MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79

			MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79

			MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79

		>;

	};



	pinctrl_lcdif_dat: lcdifdatgrp {

		fsl,pins = <

			MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79

			MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79

			MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79

			MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79

			MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79

			MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79

			MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79

			MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79

			MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79

			MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79

			MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79

			MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79

			MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79

			MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79

			MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79

			MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79

			MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79

			MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79

		>;

	};



	pinctrl_pwm8: pwm8grp {

		fsl,pins = <

			MX6UL_PAD_ENET1_RX_ER__PWM8_OUT   0x110b0

		>;

	};



	pinctrl_tsc: tscgrp {

		fsl,pin = <

			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0

			MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0xb0

			MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0xb0

			MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0xb0

		>;

	};



	pinctrl_sai2: sai2grp {

		fsl,pins = <

			MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x130b0

			MX6UL_PAD_JTAG_TMS__CCM_CLKO1		0x4001b031

			MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088

			MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088

			MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x120b0

		>;

	};



	pinctrl_uart1: uart1grp {

		fsl,pins = <

			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1

			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1

		>;

	};



	pinctrl_uart2: uart2grp {

		fsl,pins = <

			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1

			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1

			MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS	0x1b0b1

			MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS	0x1b0b1

		>;

	};



	pinctrl_usdhc1: usdhc1grp {

		fsl,pins = <

			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059

			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10059

			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059

			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059

			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059

			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059

		>;

	};



	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {

		fsl,pins = <

			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9

			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9

			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9

			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9

			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9

			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9

		>;

	};



	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {

		fsl,pins = <

			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9

			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9

			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9

			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9

			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9

			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9

		>;

	};



	pinctrl_usdhc2: usdhc2grp {

		fsl,pins = <

			MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x17070

			MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x10070

			MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x17070

			MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x17070

			MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x17070

			MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x17070

		>;

	};

};

arch/arm/boot/dts/imx6ul-geam.dtsi

deleted100644 → 0
+0 −406
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2016 Amarula Solutions B.V.

 * Copyright (C) 2016 Engicam S.r.l.

 *

 * This file is dual-licensed: you can use it either under the terms

 * of the GPL or the X11 license, at your option. Note that this dual

 * licensing only applies to this file, and not this project as a

 * whole.

 *

 *  a) This file is free software; you can redistribute it and/or

 *     modify it under the terms of the GNU General Public License

 *     version 2 as published by the Free Software Foundation.

 *

 *     This file is distributed in the hope that it will be useful,

 *     but WITHOUT ANY WARRANTY; without even the implied warranty of

 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 *     GNU General Public License for more details.

 *

 * Or, alternatively,

 *

 *  b) Permission is hereby granted, free of charge, to any person

 *     obtaining a copy of this software and associated documentation

 *     files (the "Software"), to deal in the Software without

 *     restriction, including without limitation the rights to use,

 *     copy, modify, merge, publish, distribute, sublicense, and/or

 *     sell copies of the Software, and to permit persons to whom the

 *     Software is furnished to do so, subject to the following

 *     conditions:

 *

 *     The above copyright notice and this permission notice shall be

 *     included in all copies or substantial portions of the Software.

 *

 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,

 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES

 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND

 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT

 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,

 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING

 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

 *     OTHER DEALINGS IN THE SOFTWARE.

 */



#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/input/input.h>

#include "imx6ul.dtsi"



/ {

	memory {

		reg = <0x80000000 0x08000000>;

	};



	backlight {

		compatible = "pwm-backlight";

		pwms = <&pwm8 0 100000>;

		brightness-levels = < 0  1  2  3  4  5  6  7  8  9

				     10 11 12 13 14 15 16 17 18 19

				     20 21 22 23 24 25 26 27 28 29

				     30 31 32 33 34 35 36 37 38 39

				     40 41 42 43 44 45 46 47 48 49

				     50 51 52 53 54 55 56 57 58 59

				     60 61 62 63 64 65 66 67 68 69

				     70 71 72 73 74 75 76 77 78 79

				     80 81 82 83 84 85 86 87 88 89

				     90 91 92 93 94 95 96 97 98 99

				    100>;

		default-brightness-level = <100>;

	};



	chosen {

		stdout-path = &uart1;

	};



	reg_1p8v: regulator-1p8v {

		compatible = "regulator-fixed";

		regulator-name = "1P8V";

		regulator-min-microvolt = <1800000>;

		regulator-max-microvolt = <1800000>;

		regulator-always-on;

		regulator-boot-on;

	};



	reg_3p3v: regulator-3p3v {

		compatible = "regulator-fixed";

		regulator-name = "3P3V";

		regulator-min-microvolt = <3300000>;

		regulator-max-microvolt = <3300000>;

		regulator-always-on;

		regulator-boot-on;

	};

};



&can1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_flexcan1>;

	xceiver-supply = <&reg_3p3v>;

};



&can2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_flexcan2>;

	xceiver-supply = <&reg_3p3v>;

};



&fec1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_enet1>;

	phy-mode = "rmii";

	phy-handle = <&ethphy0>;

	status = "okay";

};



&fec2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_enet2>;

	phy-mode = "rmii";

	phy-handle = <&ethphy1>;

	status = "okay";



	mdio {

		#address-cells = <1>;

		#size-cells = <0>;



		ethphy0: ethernet-phy@0 {

			compatible = "ethernet-phy-ieee802.3-c22";

			reg = <0>;

		};



		ethphy1: ethernet-phy@1 {

			compatible = "ethernet-phy-ieee802.3-c22";

			reg = <1>;

		};

	};

};



&gpmi {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_gpmi_nand>;

	nand-on-flash-bbt;

	status = "okay";

};



&i2c1 {

	clock-frequency = <100000>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c1>;

	status = "okay";

};



&i2c2 {

	clock_frequency = <100000>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2>;

	status = "okay";

};



&lcdif {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_lcdif_dat

		     &pinctrl_lcdif_ctrl>;

	display = <&display0>;

};



&pwm8 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_pwm8>;

	status = "okay";

};



&tsc {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_tsc>;

	xnur-gpio = <&gpio1 3 GPIO_ACTIVE_LOW>;

};



&sai2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_sai2>;

	status = "okay";

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1>;

	status = "okay";

};



&uart2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart2>;

	status = "okay";

};



&usbotg1 {

	dr_mode = "peripheral";

	status = "okay";

};



&usbotg2 {

	dr_mode = "host";

	status = "okay";

};



&usdhc1 {

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc1>;

	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;

	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;

	bus-width = <4>;

	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;

	no-1-8-v;

	status = "okay";

};



&iomuxc {

	pinctrl_enet1: enet1grp {

		fsl,pins = <

			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0

			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0

			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0

			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0

			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0

			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0

			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031

		>;

	};



	pinctrl_enet2: enet2grp {

		fsl,pins = <

			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0

			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0

			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0

			MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x1b0b0		/* ENET_nRST */

			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0

			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0

			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0

			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0

			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0

			MX6UL_PAD_GPIO1_IO05__ENET2_REF_CLK2	0x4001b031

		>;

	};



	pinctrl_flexcan1: flexcan1grp {

		fsl,pins = <

			MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020

			MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020

		>;

	};



	pinctrl_flexcan2: flexcan2grp {

		fsl,pins = <

			MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020

			MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020

		>;

	};



	pinctrl_gpmi_nand: gpmi-nand {

		fsl,pins = <

			MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1

			MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1

			MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1

			MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000

			MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1

			MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1

			MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1

			MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1

			MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1

			MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1

			MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1

			MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1

			MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1

			MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1

			MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1

		>;

	};



	pinctrl_i2c1: i2c1grp {

		fsl,pins = <

			MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0

			MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0

		>;

	};



	pinctrl_i2c2: i2c2grp {

			fsl,pins = <

			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0

			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0

		>;

	};



	pinctrl_lcdif_ctrl: lcdifctrlgrp {

		fsl,pins = <

			MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79

			MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79

			MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79

			MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79

		>;

	};



	pinctrl_lcdif_dat: lcdifdatgrp {

		fsl,pins = <

			MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79

			MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79

			MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79

			MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79

			MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79

			MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79

			MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79

			MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79

			MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79

			MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79

			MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79

			MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79

			MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79

			MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79

			MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79

			MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79

			MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79

			MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79

		>;

	};



	pinctrl_pwm8: pwm8grp {

		fsl,pins = <

			MX6UL_PAD_ENET1_RX_ER__PWM8_OUT   0x110b0

		>;

	};



	pinctrl_tsc: tscgrp {

		fsl,pin = <

			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0

			MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0xb0

			MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0xb0

			MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0xb0

		>;

	};



	pinctrl_sai2: sai2grp {

		fsl,pins = <

			MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x130b0

			MX6UL_PAD_JTAG_TMS__CCM_CLKO1		0x4001b031

			MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088

			MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088

			MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x120b0

		>;

	};



	pinctrl_uart1: uart1grp {

		fsl,pins = <

			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1

			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1

		>;

	};



	pinctrl_uart2: uart2grp {

		fsl,pins = <

			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1

			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1

			MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS	0x1b0b1

			MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS	0x1b0b1

		>;

	};



	pinctrl_usdhc1: usdhc1grp {

		fsl,pins = <

			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059

			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10059

			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059

			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059

			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059

			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059

		>;

	};



	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {

		fsl,pins = <

			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9

			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9

			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9

			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9

			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9

			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9

		>;

	};



	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {

		fsl,pins = <

			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9

			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9

			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9

			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9

			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9

			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9

		>;

	};



	pinctrl_usdhc2: usdhc2grp {

		fsl,pins = <

			MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x17070

			MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x10070

			MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x17070

			MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x17070

			MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x17070

			MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x17070

		>;

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE