Commit 440d7a6f authored by 周琰杰 (Zhou Yanjie)'s avatar 周琰杰 (Zhou Yanjie) Committed by Stephen Boyd
Browse files

clk: X1000: Add FIXDIV for SSI clock of X1000. 



1.The SSI clock of X1000 not like JZ4770 and JZ4780, they are not
  directly derived from the output of SSIPLL, but from the clock
  obtained by dividing the frequency by 2. "X1000_CLK_SSIPLL_DIV2"
  is added for this purpose, and ensure that it initialized before
  "X1000_CLK_SSIMUX" when initializing the clocks.
2.Clocks of LCD, OTG, EMC, EFUSE, OST, TCU, and gates of CPU, PCLK
  are also added.
3.Use "CLK_OF_DECLARE_DRIVER" like the other CGU drivers.

Signed-off-by: default avatar周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
Reviewed-by: default avatarPaul Cercueil <paul@crapouillou.net>
Link: https://lkml.kernel.org/r/20200528031549.13846-8-zhouyanjie@wanyeetech.com


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 424c85e1

drivers/clk/ingenic/x1000-cgu.c

+111 −6
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * X1000 SoC CGU driver

 * Copyright (c) 2019 Zhou Yanjie <zhouyanjie@zoho.com>

 * Copyright (c) 2019 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>

 */



#include <linux/clk-provider.h>

#include <linux/delay.h>

#include <linux/io.h>

#include <linux/of.h>



#include <dt-bindings/clock/x1000-cgu.h>
@@ -20,6 +21,9 @@ 
#define CGU_REG_CLKGR		0x20

#define CGU_REG_OPCR		0x24

#define CGU_REG_DDRCDR		0x2c

#define CGU_REG_USBPCR		0x3c

#define CGU_REG_USBPCR1		0x48

#define CGU_REG_USBCDR		0x50

#define CGU_REG_MACCDR		0x54

#define CGU_REG_I2SCDR		0x60

#define CGU_REG_LPCDR		0x64
@@ -40,8 +44,47 @@ 
#define OPCR_SPENDN0		BIT(7)

#define OPCR_SPENDN1		BIT(6)



/* bits within the USBPCR register */

#define USBPCR_SIDDQ		BIT(21)

#define USBPCR_OTG_DISABLE	BIT(20)



static struct ingenic_cgu *cgu;



static int x1000_usb_phy_enable(struct clk_hw *hw)

{

	void __iomem *reg_opcr		= cgu->base + CGU_REG_OPCR;

	void __iomem *reg_usbpcr	= cgu->base + CGU_REG_USBPCR;



	writel(readl(reg_opcr) | OPCR_SPENDN0, reg_opcr);

	writel(readl(reg_usbpcr) & ~USBPCR_OTG_DISABLE & ~USBPCR_SIDDQ, reg_usbpcr);

	return 0;

}



static void x1000_usb_phy_disable(struct clk_hw *hw)

{

	void __iomem *reg_opcr		= cgu->base + CGU_REG_OPCR;

	void __iomem *reg_usbpcr	= cgu->base + CGU_REG_USBPCR;



	writel(readl(reg_opcr) & ~OPCR_SPENDN0, reg_opcr);

	writel(readl(reg_usbpcr) | USBPCR_OTG_DISABLE | USBPCR_SIDDQ, reg_usbpcr);

}



static int x1000_usb_phy_is_enabled(struct clk_hw *hw)

{

	void __iomem *reg_opcr		= cgu->base + CGU_REG_OPCR;

	void __iomem *reg_usbpcr	= cgu->base + CGU_REG_USBPCR;



	return (readl(reg_opcr) & OPCR_SPENDN0) &&

		!(readl(reg_usbpcr) & USBPCR_SIDDQ) &&

		!(readl(reg_usbpcr) & USBPCR_OTG_DISABLE);

}



static const struct clk_ops x1000_otg_phy_ops = {

	.enable		= x1000_usb_phy_enable,

	.disable	= x1000_usb_phy_disable,

	.is_enabled	= x1000_usb_phy_is_enabled,

};



static const s8 pll_od_encoding[8] = {

	0x0, 0x1, -1, 0x2, -1, -1, -1, 0x3,

};
@@ -101,6 +144,15 @@ static const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = { 
		},

	},





	/* Custom (SoC-specific) OTG PHY */



	[X1000_CLK_OTGPHY] = {

		"otg_phy", CGU_CLK_CUSTOM,

		.parents = { -1, -1, X1000_CLK_EXCLK, -1 },

		.custom = { &x1000_otg_phy_ops },

	},



	/* Muxes & dividers */



	[X1000_CLK_SCLKA] = {
@@ -116,9 +168,10 @@ static const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = { 
	},



	[X1000_CLK_CPU] = {

		"cpu", CGU_CLK_DIV,

		"cpu", CGU_CLK_DIV | CGU_CLK_GATE,

		.parents = { X1000_CLK_CPUMUX, -1, -1, -1 },

		.div = { CGU_REG_CPCCR, 0, 1, 4, 22, -1, -1 },

		.gate = { CGU_REG_CLKGR, 30 },

	},



	[X1000_CLK_L2CACHE] = {
@@ -147,9 +200,10 @@ static const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = { 
	},



	[X1000_CLK_PCLK] = {

		"pclk", CGU_CLK_DIV,

		"pclk", CGU_CLK_DIV | CGU_CLK_GATE,

		.parents = { X1000_CLK_AHB2PMUX, -1, -1, -1 },

		.div = { CGU_REG_CPCCR, 16, 1, 4, 20, -1, -1 },

		.gate = { CGU_REG_CLKGR, 28 },

	},



	[X1000_CLK_DDR] = {
@@ -168,6 +222,14 @@ static const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = { 
		.gate = { CGU_REG_CLKGR, 25 },

	},



	[X1000_CLK_LCD] = {

		"lcd", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,

		.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL },

		.mux = { CGU_REG_LPCDR, 31, 1 },

		.div = { CGU_REG_LPCDR, 0, 1, 8, 28, 27, 26 },

		.gate = { CGU_REG_CLKGR, 23 },

	},



	[X1000_CLK_MSCMUX] = {

		"msc_mux", CGU_CLK_MUX,

		.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL},
@@ -188,6 +250,15 @@ static const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = { 
		.gate = { CGU_REG_CLKGR, 5 },

	},



	[X1000_CLK_OTG] = {

		"otg", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,

		.parents = { X1000_CLK_EXCLK, -1,

					 X1000_CLK_APLL, X1000_CLK_MPLL },

		.mux = { CGU_REG_USBCDR, 30, 2 },

		.div = { CGU_REG_USBCDR, 0, 1, 8, 29, 28, 27 },

		.gate = { CGU_REG_CLKGR, 3 },

	},



	[X1000_CLK_SSIPLL] = {

		"ssi_pll", CGU_CLK_MUX | CGU_CLK_DIV,

		.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL, -1, -1 },
@@ -195,14 +266,32 @@ static const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = { 
		.div = { CGU_REG_SSICDR, 0, 1, 8, 29, 28, 27 },

	},



	[X1000_CLK_SSIPLL_DIV2] = {

		"ssi_pll_div2", CGU_CLK_FIXDIV,

		.parents = { X1000_CLK_SSIPLL },

		.fixdiv = { 2 },

	},



	[X1000_CLK_SSIMUX] = {

		"ssi_mux", CGU_CLK_MUX,

		.parents = { X1000_CLK_EXCLK, X1000_CLK_SSIPLL, -1, -1 },

		.parents = { X1000_CLK_EXCLK, X1000_CLK_SSIPLL_DIV2, -1, -1 },

		.mux = { CGU_REG_SSICDR, 30, 1 },

	},



	/* Gate-only clocks */



	[X1000_CLK_EMC] = {

		"emc", CGU_CLK_GATE,

		.parents = { X1000_CLK_AHB2, -1, -1, -1 },

		.gate = { CGU_REG_CLKGR, 0 },

	},



	[X1000_CLK_EFUSE] = {

		"efuse", CGU_CLK_GATE,

		.parents = { X1000_CLK_AHB2, -1, -1, -1 },

		.gate = { CGU_REG_CLKGR, 1 },

	},



	[X1000_CLK_SFC] = {

		"sfc", CGU_CLK_GATE,

		.parents = { X1000_CLK_SSIPLL, -1, -1, -1 },
@@ -245,12 +334,24 @@ static const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = { 
		.gate = { CGU_REG_CLKGR, 16 },

	},



	[X1000_CLK_TCU] = {

		"tcu", CGU_CLK_GATE,

		.parents = { X1000_CLK_EXCLK, -1, -1, -1 },

		.gate = { CGU_REG_CLKGR, 18 },

	},



	[X1000_CLK_SSI] = {

		"ssi", CGU_CLK_GATE,

		.parents = { X1000_CLK_SSIMUX, -1, -1, -1 },

		.gate = { CGU_REG_CLKGR, 19 },

	},



	[X1000_CLK_OST] = {

		"ost", CGU_CLK_GATE,

		.parents = { X1000_CLK_EXCLK, -1, -1, -1 },

		.gate = { CGU_REG_CLKGR, 20 },

	},



	[X1000_CLK_PDMA] = {

		"pdma", CGU_CLK_GATE,

		.parents = { X1000_CLK_EXCLK, -1, -1, -1 },
@@ -277,4 +378,8 @@ static void __init x1000_cgu_init(struct device_node *np) 


	ingenic_cgu_register_syscore_ops(cgu);

}

CLK_OF_DECLARE(x1000_cgu, "ingenic,x1000-cgu", x1000_cgu_init);
 
/*

 * CGU has some children devices, this is useful for probing children devices

 * in the case where the device node is compatible with "simple-mfd".

 */

CLK_OF_DECLARE_DRIVER(x1000_cgu, "ingenic,x1000-cgu", x1000_cgu_init);

CRA Git | Maintained and supported by SUSTech CRA and CCSE